Table C-5 Acceptable Dimm Locations 10-Bit Column Address Mode; Table C-6 Acceptable Dimm Locations 11-Bit Column Address Mode - Sun Microsystems SPARCengine Ultra AXi Technical Manual

Hide thumbs Also See for SPARCengine Ultra AXi:
Table of Contents

Advertisement

TABLE C-5
CASE 1
CASE 2
CASE 3
CASE 4
CASE 5
CASE 6
CASE 7
CASE 8
CASE 9
CASE 10
CASE 11
CASE 12
CASE 13
CASE 14
CASE 15
TABLE C-6
CASE 1
CASE 2
CASE 3
C-20
SPARCengine Ultra AX i OEM Technical Manual • May 1999
Acceptable DIMM Locations 10-bit Column Address Mode
10-bit Column Address Mode
Pair 0
Pair 2
J0404, J0403
J0304, J0303
Acceptable DIMM Locations 11-bit Column Address Mode
11-bit Column Address Mode
Pair 0
Pair 2
J0404, J0403
J0304, J0303
Pair 1
Pair 3
J0402, J0401
J0302, J0301
DO NOT USE
THESE PAIRS

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents