Integra DHC-40.1 (B) Service Manual page 18

Av controller
Table of Contents

Advertisement

A
B
SCHEMATIC DIAGRAM-12
U005
1
USB0_OC_DET
ETH_INT
DIR_INT
DAC_CS1
DAC_CS2
DIGMUT
DAC_CS3
2
USB1_OC_DET
DAC_RST
USB1_VBUSEN
GND_ARM
44/48
MID:SPDIFSW
HIGH:BAL_CS
SPDSWorBLACS
TP98
DSP2_RST
DSP2_CS
TP99
TP100
ACP_RST
ACP_CS
DSP3_RST
DSP2_INT
MID:DSPINPSEL
INPSELorPLDCS
HIGH:PLD_CS
DIR_RST
DIR_CS
DIGSEL1
ARM_CS
DSP3_CS
3
DSP3_INT
DIGSEL2
ARM_RDY
HDMIMUTE
TP105
DIG/NETUSB
ETH_RESET
R3287
22
VCC_NET+12V
+12V
2
R3288
1
R3296
4
Q3206:A
3
-12V
R3299
22
5
VCC_NET-12V
NE5532APSR
4
3
Z2NET_L
2
GND_NETA
1
Z2NET_R
BAASP-0073
NE5532APSR
(Part-5)
5
1.5mm pich
7
Q3206:B
R3308
6
R3312
5
C
HDMI CIRCUIT PC BOARD BAHDM-0132-1E (-5)
(PART-17)
NET/USB ZONE2 Section
VDD_MPU3.3V
TP96
BOOT3
R5
K2
R3208
22
ADSP_MCK
GPIO5_3/BOOT3
AHCLKX1
B4
R3212
22
GPIO2_15
L2
R3215
220
SEL_BCK_DCK
ACLKR1
R3218
22
C4
L3
R3219
220
SEL_LRCK_DR0
GPIO3_12
AFSR1
ADSP1_SD4
R3221
47
T3
ADSP1_SD0
AXR1_0
R3225
22
N12
R2
ADSP1_SD1
GPIO0_8
AXR1_1
R3227
T14
P2
R3226
ADSP1_SD2
47
GPIO0_9
AXR1_2
47x4
R3228
47
R14
P1
ADSP1_SD3
GPIO0_10
AXR1_3
R3229
47
P16
N2
R3230
220
SEL_DATA_DL0
GPIO0_11
AXR1_4
R3231
47
P14
N1
R3232
220
PCMSLR_DR1
GPIO0_12
AXR1_5
N16
M4
RSVD0
R3234
47
R3235
Val
GPIO0_13
AXR1_6
R3236
47
N14
M3
R3237
220
HDMISPF_DL2
GPIO0_14
AXR1_7
R3238
47
M16
M2
R3239
220
PCMCSW_DL1
GPIO0_15
AXR1_8
M1
PCMSBLR_DR2
R3241
220
AXR1_9
N3
R3242
220
SEL_LRCK_DR0
AXR1_10
R3244
47
T9
T4
GPIO1_0
AXR1_11
ADSP1_BCK
R3247
330
L3203
R3249
47
N9
K3
MMZ1608Y601B
GPIO1_3
ACLKX1
R3250
47
T10
K4
R3251
47
ADSP1_LRCK
GPIO1_4
AFSX1
R3253
47
R10
GPIO1_5
R3254
47
P10
GPIO1_6
TP101
R3256
47
N10
GPIO1_7
R3257
47
T11
MMZ1608Y601B
GPIO1_8
R11
B5
MCK_NET_256fs
R3259
22
R3260
39
GPIO1_9
AHCLKX0
R3261
47
N8
C5
L3209
R3262
220
BCK_NET
GPIO1_10
ACLKX0
R3264
47
P11
D5
R3265
39
LRCK_NET
GPIO1_11
AFSX0/BOOT10
N11
L4
AMUTE0
R3267
47
R3268
39
GPIO1_12
AMUTE0
R3270
47
P8
P12
R3271
39
DATA_NET
GPIO1_13
AXR0_14
R3272
47
R8
GPIO1_14
R3273
R12
47
GPIO1_15
A5
R3274
39
NET_SPDIF
AXR2_0
R3275
22
T12
GPIO2_0
L16
R3276
47
GPIO2_1
R3277
22
N7
GPIO2_2
R3278
47
M14
GPIO2_9
R3279
47
L1
GPIO4_11
D4
R3280
47
AMUTE1/GPIO4_14
VDD_MPU3.3V
R3289
22K
1.5K
2
1
C3215
R3297
R3298
Q3207:A
22K
3.3K
1.8K
10/16
3
NE5532APSR
Q3604
R3675
PCM1754
NC
106K/6.3
9
8
AGND
VOUT_R
C3214
10
7
VCOM
VOUT_L
105Z
C3213
11
6
NE5532APSR
ZEROA
VCC
5
12
5
TEST
NC
22K
7
13
4
3.3K
1.8K
10/16
Q3207:B
DEMP
DGND
C3227
R3309
R3310
6
14
3
MUTE
LRCK
15
2
22K
1.5K
FMT
DATA
16
1
R3313
SCK
BCK
D
E
DIG/NETUSB
SEL_MCK
MCK_DSP_256fs
ADSP_MCK
R3248
22
DSP_MCK
R3252
22
TP97
TP103
TP104
44/48
+5V
LRCK_NET
DATA_NET
BCK_NET
MCK_NET_256fs
0
R3673
L3509
+5VHD
C3231 105Z
LBC2518T470M
R3674
0
GND_ARM
F
G
VDD_CSW3.3
C3202
105Z
TC74VHC157FT
Q3202
R3233
220
1
16
+3.3V
SELECT
VCC
2
15
1A
ST
3
14
1B
4A
4
13
1Y
4B
R3224
22
5
12
2A
4Y
R3243
22
6
11
2B
3A
7
10
L3202
0
2Y
3B
8
9
GND
3Y
L3204
LM182
C3204
106K/6.3
BLM18PG121SN1D
L3205
C3205
105Z
VDD_MPU3.3V
GND_ARM
C3206
105Z
L3206
BLM18PG121SN1D
C3207
106K/6.3
VDD_CLK3.3V
Q3205
C3208
105Z
C3209
105Z
+3.3V
Q3204
TC7SZU04FU
TC7SZU04FU
VCC
VCC
1
5
1
5
NC
NC
2
2
3
4
3
4
GND
GND
R3290
1M
R3291
1M
X3201
X3202
12.288MHz
11.2896MHz
256x48K
C3226
105Z
+3.3V
R3311
470
Q3210
1
8
G
VCC
2
7
A1
G
3
6
Y2
Y1
4
5
256x44.1K
GND
A2
TC7WH241FU
MMZ1608Y601B
MCK_DSP_256fs
R3314
390
L3207
MMZ1608Y601B
MCK_NET_256fs
R3315
56
L3208
DHC-40.1
H
SPI0 & control signals
to 2nd DSP
from HDMI Block
from DIR Block

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents