Download  Print this page

Advertisement

QQ
3 7 63 1515 0
DSP BOARD IC5002 ADSST-AVR-1132 (DSP1)
Pin No.
Pin Name
A1
CLKCFG0
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13, A14
B1
CLKCFG1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
TE
L 13942296513
B12 to B14
BOOTCFG1,
C1, C2
BOOTCFG0
C3, C12,
C13
C14, D1
D2,
D4 to D6,
D9 to D11,
D13
D14, E1
E2,
E4 to E6,
E9 to E11,
E13
E14
P_ERROR
F1
F2
F4 to F6,
F9 to F11
F13
NONAUDIO
F14
G1
G2
G13
G14
www
H1
H2
.
H13
H14
DPDVBCK
http://www.xiaoyu163.com
I/O
I
Clock frequency setting terminal
XTAL
O
System clock output terminal (12.288 MHz)
TMS
I
Mode selection signal input terminal (for JTAG)
TCK
I
Clock signal input terminal (for JTAG)
TDI
I
Data input terminal (for JTAG)
CLKOUT
O
Clock signal output terminal
TDO
O
Data output terminal (for JTAG)
EMU
-
Not used
MOSI
I
Serial data input from the DSP controller
MISO
O
Serial data output to the DSP controller
SPIDS
I
Serial data latch pulse signal input from the DSP controller
VDDINT
-
Power supply terminal (+1.2V)
GND
-
Ground terminal
I
Clock frequency setting terminal
GND
-
Ground terminal
VDDEXT
-
Power supply terminal (+3.3V)
CLKIN
I
System clock input terminal (12.288 MHz)
TRST
I
Reset signal input terminal (for JTAG)
AVSS
-
Ground terminal
AVDD
-
Power supply terminal (+1.2V)
VDDEXT
-
Power supply terminal (+3.3V)
SPICLK
I
Serial data transfer clock signal input from the DSP controller
RESET
I
Reset signal input from the DSP controller
VDDINT
-
Power supply terminal (+1.2V)
GND
-
Ground terminal
I
Boot mode setting signal input from the DSP controller
GND
-
Ground terminal
VDDINT
-
Power supply terminal (+1.2V)
GND
-
Ground terminal
VDDINT
-
Power supply terminal (+1.2V)
GND
-
Ground terminal
O
PLL lock error signal and data error fl ag output to the DSP2 and DSP controller
FLAG1
I
Audio muting control signal input from the digital audio interface receiver or HDMI receiver
FLAG0
O
Interrupt request signal output to the DSP controller
GND
-
Ground terminal
I
PCM audio data input from the digital audio interface receiver or video system controller
DPFSCK
I
Master clock signal input from the digital audio processor1 or HDMI receiver
Two-way data bus with fl ash memory and S-RAM
AD7
I/O
Address signal output to the address latch
VDDINT
-
Power supply terminal (+1.2V)
VDDEXT
-
Power supply terminal (+3.3V)
Bit clock signal input for PCM audio signal input from the digital audio interface receiver or
DPBCK
I
HDMI receiver.
Two-way data bus with fl ash memory and S-RAM
AD6
I/O
x
ao
Address signal output to the address latch
y
VDDEXT
-
Power supply terminal (+3.3V)
i
L/R sampling clock signal input for PCM audio signal input from the digital audio interface
DPLRCK
I
receiver or HDMI receiver
O
Bit clock signal output for PCM audio signal output to the DSP2
http://www.xiaoyu163.com
8
Not used
Not used
Not used
Not used
Not used
Q Q
3
6 7
1 3
u163
.
STR-DA6400ES
2 9
9 4
2 8
Description
Not used
"L": reset
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9
151

Advertisement

Table of Contents

   Related Manuals for Sony STR-DA6400ES

Comments to this Manuals

Symbols: 0
Latest comments: