Sony STR-DA6400ES Service Manual page 155

Multi channel av receiver
Hide thumbs Also See for STR-DA6400ES:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
DSP BOARD IC5208 MB91F353APMT-GE1 (DSP CONTROLLER)
Pin No.
Pin Name
1
2 to 8
9
DSP2_SIB_SEL
10
P_ERROR
11
DSP1_SPIDS
12
DSP1_RESET
DSP1_BOOTCFG0,
13, 14
DSP1_BOOTCFG1
15, 16
17
SF2_DSP2_MAS
18, 19
20
SF2_CPU_CE
21
DSP2_SPIDS
22
DSP2_RESET
23, 24
DSP2_BOOTCFG0,
25, 26
DSP2_BOOTCFG1
27 to 35
36
DRST_TRG
37 to 39
40
41
42
43
44
TE
L 13942296513
45 to 47
48
49
50, 51
52
53, 54
MD1, MD0
55
56
57
58
59
60 to 62
63
MD_BUSY
64
DM_BUSY
65
66 to 69
70, 71
PN0, PN2
72 to 75
76
77
78 to 80
81
82
83
DSP1_INT
www
84
DSP2_INT
85, 86
INT4, INT5
87, 88
.
89
MD_DATA
90
DM_DATA
91
http://www.xiaoyu163.com
I/O
RDATA0
I
PCM audio signal (digital input) input from the digital audio interface receiver or HDMI receiver
-
-
Not used
O
Data selection signal output to the data selector
I
PLL lock error signal and data error fl ag input from the DSP1
O
Serial data latch pulse signal output to the DSP1
O
Reset signal output to the DSP1 and fl ash memory
O
Boot mode setting signal output to the DSP1
-
-
Not used
I
Master/slave mode selection signal input from the DSP2
-
-
Not used
O
Chip enable signal output to the serial fl ash
O
Serial data latch pulse signal output to the DSP2
O
Reset signal output to the DSP2
-
-
Not used
O
Boot mode setting signal output to the DSP2
-
-
Not used
O
Programming end fl ag output to the system controller
-
-
Not used
VSS
-
Ground terminal
SDA
I/O
Two-way I2C data bus with the system controller
SCL
I/O
Two-way I2C clock bus with the system controller
VSS
-
Ground terminal
VCC
-
Power supply terminal (+3.3V)
-
-
Not used
RD
O
Read strobe signal output terminal
WR0
O
Write strobe signal output terminal
-
-
Not used
MD2
I
Programming mode setting signal input from the system controller
I
Programming mode setting signal input terminal
XRESET
I
Reset signal input from the system controller
VCC
-
Power supply terminal (+3.3V)
XOUT
O
System clock output terminal (12.5 MHz)
XIN
I
System clock input terminal (12.5 MHz)
VSS
-
Ground terminal
-
-
Not used
I
Busy signal input from the system controller
O
Busy signal output to the system controller
DM_INT
O
Interrupt request signal output terminal
-
-
Not used
-
Not used
-
-
Not used
VSS
-
Ground terminal
VCC
-
Power supply terminal (+3.3V)
-
-
Not used
INT0
I
Interrupt request signal input terminal
MD_INT
I
Interrupt request signal input from the system controller
I
Interrupt request signal input from the DSP1
I
Interrupt request signal input from the DSP2
I
Interrupt request signal input terminal
x
ao
y
-
-
Not used
i
I
Serial data input terminal
O
Serial data output terminal
SCK0
O
Serial data transfer clock signal output terminal
http://www.xiaoyu163.com
8
"L": reset
Q Q
3
6 7
1 3
Not used
Not used
Not used
Not used
u163
.
Not used
Not used
STR-DA6400ES
2 9
9 4
2 8
Description
"L": reset
1 5
0 5
8
2 9
9 4
Not used
"L": reset
Not used
m
co
Not used
9 9
2 8
9 9
155

Advertisement

Table of Contents
loading

Table of Contents