4.1 System address map............................................................................................................................... 34
4.2 Interrupts and DMA channels................................................................................................................. 36