Yamaha spx2000 Service Manual page 17

Professional multi-effect processor
Hide thumbs Also See for spx2000:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
HD6417709SF133 (X2081A00) CPU (SH3)
PIN
NAME
I/O
NO.
1
MD1
I
2
MD2
I
3
Vcc(RTC)
-
4
XTAL2
O
5
EXTAL2
I
6
Vss(RTC)
-
7
NMI
I
8
IRQ0/IRL0/PTH0
I
9
IRQ1/IRL1/PTH1
I
10
IRQ2/IRL2/PTH2
I
11
IRQ3/IRL3/PTH3
I
12
IRQ4/PTH4
I
13
D31/PTB7
I/O
14
D30/PTB6
I/O
15
D29/PTB5
I/O
16
D28/PTB4
I/O
17
D27/PTB3
I/O
18
D26/PTB2
I/O
19
VssQ
-
20
D25/PTB1
I/O
21
VccQ
-
22
D24/PTB0
I/O
23
D23/PTA7
I/O
24
D22/PTA6
I/O
25
D21/PTA5
I/O
26
D20/PTA4
I/O
27
Vss
-
28
D19/PTA3
I/O
29
Vcc
-
30
D18/PTA2
I/O
31
D17/PTA1
I/O
32
D16/PTA0
I/O
33
VssQ
-
34
D15
I/O
35
VccQ
-
36
D14
I/O
37
D13
I/O
38
D12
I/O
39
D11
I/O
40
D10
I/O
41
D9
I/O
42
D8
I/O
43
D7
I/O
44
D6
I/O
45
VssQ
-
46
D5
I/O
47
VccQ
-
48
D4
I/O
49
D3
I/O
TE
50
D2
I/O
L 13942296513
51
D1
I/O
52
D0
I/O
53
A0
O
54
A1
O
55
A2
O
56
A3
O
57
VssQ
-
58
A4
O
59
VccQ
-
60
A5
O
61
A6
O
62
A7
O
63
A8
O
64
A9
O
65
A10
O
66
A11
O
67
A12
O
68
A13
O
69
VssQ
-
70
A14
O
71
VccQ
-
72
A15
O
73
A16
O
74
A17
O
75
A18
O
76
A19
O
77
A20
O
78
A21
O
79
Vss
-
80
A22
O
81
Vcc
-
82
A23
O
83
VssQ
-
84
A24
O
85
VccQ
-
86
A25
O
87
BS/PTK4
I/O
88
RD
O
89
WE0/DQMLL
O
90
WE1/DQMLU/WE
O
91
I/O
WE2/DQMUL/ICIORD/PTK6
92
I/O
WE3/DQMUU/ISIOWR/PTK7
93
RD/WR
O
94
AUDSYNC/PTE7
I/O
95
VssQ
-
96
CS0/MCS0
O
97
VccQ
-
98
CS2/PTK0
I/O
www
99
CS3/PTK1
I/O
100
CS4/PTK2
I/O
101
CS5/CE1A/PTK3
I/O
102
CS6/CE1B
O
103
CE2A/PTE4
I/O
104
CE2B/PTE5
I/O
.
http://www.xiaoyu163.com
FUNCTION
Mode control
Power supply +1.8 V
Crystal oscillator
Ground
Non-maskable interrupt request
Interrupt request / Port H
Data bus / Port B
Ground
Data bus / Port B
Power supply +3.3 V
Data bus / Port B
Data bus / Port A
Ground
Data bus / Port A
Power supply +1.8 V
Data bus / Port A
Ground
Data bus
Power supply +3.3 V
Data bus
Ground
Data bus
Power supply +3.3 V
Data bus
Address bus
Ground
Address bus
Power supply +3.3 V
Address bus
Ground
Address bus
Power supply +3.3 V
Address bus
Ground
Address bus
Power supply +1.8 V
Address bus
Ground
Address bus
Power supply +3.3 V
Address bus
Bus cycle / Port K
Read strobe
Select signal (D7-D0) / D QM (SDRAM)
Select signal (D15-D8) / D QM (SDRAM) / Write enable
Select signal (D23-D16) / D QM (SDRAM) / I/O read / Port K
Select signal (D31-D24) / D QM (SDRAM) / I/O write / Port K
Read / Write
AUD cycle / Port E
Ground
Chip select / Mask ROM chip select
Power supply +3.3V
Chip select / Port K
Chip select / Chip enable / Port K
x
ao
u163
y
Chip select / Chip enable
Chip enable / Port E
i
http://www.xiaoyu163.com
2 9
8
PIN
NAME
I/O
NO.
105
CKE/PTK5
I/O
106
RAS3L/PTJ0
I/O
107
PTJ1
I/O
108
CASL/PTJ2
I/O
109
VssQ
-
110
CASU/PTJ3
I/O
111
VccQ
-
112
PTJ4
I/O
113
PTJ5
I/O
114
DACK0/PTD5
I/O
115
DACK1/PTD7
I/O
116
PTE6
I/O
117
PTE3
I/O
118
RAS3U/PTE2
I/O
119
PTE1
I/O
120
TDO/PTE0
I/O
121
BACK
O
122
BREQ
I
123
WAIT
I
124
RESETM
I
125
ADTRG/PTH5
I
126
IOIS16/PTG7
I
127
ASEMD0/PTG6
I
128
ASEBRKAK/PTG5
I/O
129
PTG4/CKIO2
I/O
130
AUDATA3/PTG3
I/O
131
AUDATA2/PTG2
I/O
132
Vss
-
133
AUDATA1/PTG1
I/O
134
Vcc
-
135
AUDATA0/PTG0
I/O
136
TRST/PTF7/PINT15
I
137
TMS/PTF6/PINT14
I
138
TDI/PTF5/PINT13
I
139
TCK/PTF4/PINT12
I
140
IRLS3/PTF3/PINT11
I
141
IRL2/PTF2/PINT10
I
142
IRLS1/PTF1/PINT9
I
143
IRLS0/PTF0/PINT8
I
144
MD0
I
145
Vcc(PLL1)
-
146
CAP1
-
147
Vss(PLL1)
-
148
Vss(PLL2)
-
149
CAP2
-
150
VCC(PLL2)
-
151
AUDCK/PTH6
I
152
Vss
-
153
Vss
-
Q Q
154
Vcc
-
3
6 7
1 3
1 5
155
XTAL1
O
156
EXTAL1
I
157
STATUS0/PTJ6
I/O
158
STATUS1/PTJ7
I/O
159
TCLK/PTH7
I/O
160
/IRQOUT
O
161
VssQ
-
162
CKIO
I/O
163
VccQ
-
164
TXD0/SCPT0
O
165
SCK0/SCPT1
I/O
166
TXD1/SCPT2
O
167
SCK1/SCPT3
I/O
168
TXD2/SCPT4
O
169
SCK2/SCPT5
I/O
170
RTS2/SCPT6
I/O
171
RXD0/SCPT0
I
172
RXD1/SCPT2
I
173
Vss
-
174
RXD2/SCPT4
I
175
Vcc
-
176
CTS2/IRQ5/SCPT7
I
177
MCS7/PTC7/PINT7
I/O
178
MCS6/PTC6/PINT6
I/O
179
MCS5/PTC5/PINT5
I/O
180
MCS4/PTC4/PINT4
I/O
181
VssQ
-
182
WAKEUP/PTD3
I/O
183
VccQ
-
184
RESETOUT/PTD2
I/O
185
MCS3/PTC3/PINT3
I/O
186
MCS2/PTC2/PINT2
I/O
187
MCS1/PTC1/PINT1
I/O
188
MCS0/PTC0/PINT0
I/O
189
DRAK0/PTD1
I/O
190
DRAK1/PTD0
I/O
191
DREQ0/PTD4
I
192
DREQ1/PTD6
I
193
RESETP
I
194
CA
I
195
MD3
I
196
MD4
I
197
MD5
I
198
AVss
-
199
AN0/PTL0
I
200
AN1/PTL1
I
201
AN2/PTL2
I
202
AN3/PTL3
I
203
AN4/PTL4
I
204
AN5/PTL5
I
205
AVcc
-
co
206
AN6/DA1/PTL6
I/O
207
AN7/DA0/PTL7
I/O
208
AVss
-
.
9 4
2 8
FUNCTION
CK enable / Port K
RAS address bus / Port J
Port J
CAS address bus / Port J
Ground
CAS address bus / Port J
Power supply +3.3 V
Port J
DMA acknowledge / Port D
Port E
RAS address bus / Port E
Port E
Test data / Port E
Bus acknowledge
Bus request
Hardware wait request
Manual reset
Analog trigger / Port H
Write protect / Port G
ASE mode / Port G
ASE break acknowledge / Port G
Port G / Clock output
AUD data / Port G
Ground
AUD data / Port G
Power supply +1.8 V
AUD data / Port G
Test reset / Port F / Port interruption
Test mode switch / Port F / Port interruption
Test data / Port F / Port interruption
Test clock / Port F / Port interruption
Interrupt request / Port F / Port interruption
Mode control
Power supply +1.8 V
Capacitor
Ground
Ground
Capacitor
Power supply +1.8 V
AUD clock / Port H
Ground
Power supply +1.8 V
0 5
8
2 9
9 4
2 8
Crystal oscillator
Processor status / Port J
Timer clock / Port H
Interrupt request output
Ground
System clock input / output
Power supply +3.3 V
Data transmission / SCI port
Serial clock / SCI port
Data transmission / SCI port
Serial clock / SCI port
Data transmission / SCI port
Serial clock / SCI port
Transmit request / SCI port
Data reception / SCI port
Ground
Data reception / SCI port
Power supply +1.8 V
Transmit clear / Interrupt request / SCI port
Mask ROM chip select / Port C / Port interruption
Ground
Standby mode Interrupt request output / Port D
Power supply +3.3 V
Reset output / Port D
Mask ROM chip select / Port C / Port interruption
DMA acknowledge / Port D
DMA request / Port D
Power on reset
Chip active
Mode control
Analog ground
Analog input / Port L
m
Analog power supply +3.3 V
Analog input / Analog output / Port L
Analog ground
SPX2000
9 9
MAIN: IC004
9 9
17

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents