Yamaha DSP-AX1/RX-V1 Service Manual page 45

Av amplifier/av receiver
Hide thumbs Also See for DSP-AX1/RX-V1:
Table of Contents

Advertisement

IC2 : YSD917 (P.C.B. DSP)
DIR5 (Digital Format Interface Receiver)
AVDD
1
28
PCO
2
27
AVSS
3
26
M/S
4
25
DDIN
5
24
TEST
6
23
/IC
7
22
VSS
8
21
XO
9
20
XI
10
19
MCK
11
18
VDD
12
17
SDO
13
16
SDBCK
14
15
No.
Name
I/O
1
AVDD
Analog power supply for PLL (+5V)
2
PCO
A
PLL filter connecting terminal
3
AVSS
Analog ground
4
M/S
Is+
Master/slave mode selection
5
DDIN
Is
Digital audio interface data input
6
TEST
Is+
Test terminal (to be open)
7
/IC
Is
Initial clear input
8
VSS
Ground
9
XO
O
24.576MHz crystal oscillator connecting terminal (output)
10
XI
I
24.576MHz crystal oscillator connecting terminal (input)
11
MCK
O
12.288MHz clock output terminal
12
VDD
+5V power supply
13
SDO
O
Serial data output
14
SDBCK
Is/O Serial data bit clock input/output 64fs
15
SDWCK
I/O
Serial data word clock input/output fs
16
SDMCK
O
Serial data master clock output 256fs or 128fs
17
VSS
Ground
18
SYNC/U
O
Serial data synchronous timing output / user data output
19
FS128/C
O
Serial data master clock 128fs output / channel status output
20
DBL/V
O
Double rate clock output / validity flag output
21
ERR/BS
O
Data error detect output / block start output
22
/LOCK
O
PLL lock detect output
23
INT
O
Interrupt output
24
VDD
+5V power supply
25
/CS
I
Microprocessor interface chip select input
26
SO
Ot
Microprocessor interface data output
27
SI
I
Microprocessor interface data input
28
SCK
Is
Microprocessor interface bit clock input
Is: Schmidt trigger input terminal
I+: Input terminal with pull-up resistor
O: digital output terminal
Ot: Tri-state digital output terminal
A: Analog terminal
With SYNC/U, FS128, DBL/V and ERR/BS, select each function by setting the control register.
SCK
SI
SO
/CS
VDD
INT
DDIN
5
/LOCK
ERR/BS
DBL/V
FS128/C
SYNC/U
/IC
7
VSS
SDMCK
SDWCK
MICROPROCESSOR
INTERFACE
26
22
2
10
9
11
STANDARD
CLOCK
CLOCK
GENERATION
PLL
SYSTEM
SELECTION
DATA BUS
FRAME
SERIAL
BUFFER
CONVERSION
EACH CONTROL
SIGNAL
CHANNEL
INTERRUPT
STATUS
FACTOR
USER DATA
DETECTION
25
27
28
Function
DSP-AX1/RX-V1
4
16
SDMCK
OUTPUT
SDWCK
15
CLOCK
SDBCK
14
GENERATION
SYNC/U
18
FS128/C
19
OUTPUT
SELECTION
20
DBL/V
ERR/BS
21
13
SDO
23
42

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents