Yamaha DSP-AX1/RX-V1 Service Manual page 52

Av amplifier/av receiver
Hide thumbs Also See for DSP-AX1/RX-V1:
Table of Contents

Advertisement

DSP-AX1/RX-V1
IC7, 8 : YSS910-S
DSP6 (Digital Audio Processor)
NC
133
VDD5
134
DA16
135
DA17
136
DA18
137
DA19
138
DA20
139
DA21
140
DA22
141
DA23
142
VSS
143
DA24
144
DA25
145
DA26
146
DA27
147
DA28
148
DA29
149
DA30
150
DA31
151
VDD5
152
VSS
153
A00
154
A01
155
A02
156
A03
157
A04
158
A05
159
A06
160
A07
161
A08
162
A09
163
VSS
164
VDD
165
A10
166
A11
167
A12
168
A13
169
A14
170
A15/RAS
171
A16/CAS
172
A17/CE
173
/WE
174
/OE
175
VDD5
176
Name
I/O
Function
XI
I
System master clock input (60MHz or 30MHz)
XO
O
System master clock output (60MHz or 30MHz)
/SYNCI
I
System synchronous signal input
CKI
I
System clock input (30MHz)
/SYNCO
O
System synchronous signal output
CKO
O
System clock output (30MHz)
CKSEL
I
System master clock select (0:60MHz, 1: 30MHz)
MCKS
I
Master clock input for serial I/O (128 x Fs)
/SSYNC
I
Synchronous signal input for serial I/O
/IC
Is
Initial clear
/TEST
I+
Test mode setting (0: Test, 1: Normal)
CD14-00
I/O
Host CPU data bus
CA0/CD15
I/O
Host CPU address bus / data bus
CA7-1
I
Host CPU address bus
BTYP
I
Host CPU data bus width select (0: 8 bit, 1: 16 bit)
/CS
Is+
Chip select signal input
/RD
Is+
Read signal input
/WR
Is+
Write signal input
/IRQ
O
IRQ output
TRIG
I/O
Transfer trigger signal input/output
/WAIT
O
WAIT output
SI7-0
I+
Serial data input
SO7-0
O
Serial data output
DB31-00
I+/O
Parallel data bus
TIMO/DBOE
I/O
Timing signal output / parallel data bus output control input
DA31-00
I+/O
External memory data bus
A17/CE
O
External memory address (SRAM), /CE (PSRAM)
A16/CAS
O
External memory address (SRAM, PSRAM), /CAS (DRAM)
A15/RAS
O
External memory address (SRAM, PSRAM), /RAS (DRAM)
A14-12
O
External memory address (SRAM, PSRAM)
A11-00
O
External memory address (SRAM, PSRAM, DRAM)
/WE
O
External memory Write Enable signal
/OE
O
External memory Output Enable signal
_
(N.C.)
No connection
_
VDD5
+5V
_
VDD
+3.3V
_
VSS
Ground
49
88
VDD
87
VDD5
86
DB12
CPU
DB11
85
DB10
84
INTERFACE
83
DB09
82
DB08
81
DB07
80
DB06
79
DB05
78
DB04
77
DB03
DB02
76
DB01
75
74
DB00
73
VSS
72
SO7
71
SO6
70
SO5
69
SO4
I/O BUS
320 STEP
68
SO3
SO2
67
CONTROL
DEQ
SO1
66
65
SO0
64
VDD5
63
VSS
62
SI7
61
SI6
60
SI5
59
SI4
SI3
58
SI2
57
56
SI1
55
SI0
54
VSS
53
/WAIT
52
CD00
51
CD01
SERIAL
SERIAL
50
CD02
CD03
INPUT
OUTPUT
49
CD04
48
32CH INPUT
32CH OUTPUT
47
CD05
46
VDD5
BUFFER
BUFFER
45
VDD
CLOCK
GENERATOR
CTL-BUS
32
DA31~00
320 STEP
DSP
18
EXTERNAL
A17~00
RAM
320CH
/WE
INTERFACE
INTERPOLATER
/OE
I/O-BUS
PARALLEL
MOD
FUNCTION
IN/OUT
8 BIT/16CH

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents