Denon adv-m71 Service Manual page 24

QQ
3 7 63 1515 0
HY57V651620BTC-75 (ME: U11)
TE
L 13942296513
PIN DESCRIPTION
PIN
CLK Clock
CKE Clock Enable
CS Chip Select
BA0,BA1 Bank Address
A0 ~ A11 Address
Row Address Strobe,
RAS, CAS, WE Column Address Strobe,
Write Enable
LDQM, UDQM Data Input/Output Mask
DQ0 ~ DQ15 Data Input/Output
V /V Power Supply/Ground
DD SS
V /V Data Output Power/Ground
DDQ SSQ
NC No Connection
www
.
http://www.xiaoyu163.com
V 1
DD
DQ0 2
V 3
DDQ
DQ1 4
DQ2 5
V 6
SSQ
DQ3 7
DQ4 8
V 9
DDQ
DQ5 10
DQ6 11
V 12
SSQ
DQ7 13
V 14
DD
LDQM 15
/WE 16
/CAS 17
/RAS 18
/CS 19
BA0 20
BA1 21
A10/AP 22
A0 23
A1 24
A2 25
A3 26
V 27
DD
PIN NAME
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
Enables or disables all inputs except CLK, CKE and DQM
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA7
Auto-precharge flag : A10
RAS, CAS and WE define the operation
Refer function truth table for details
Controls output buffers in read mode and masks input data in write mode
Multiplexed data input / output pin
Power supply for internal circuits and input buffers
Power supply for output buffers
No connection
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
54 V
53 DQ15
52 V
51 DQ14
50 DQ13
49 V
48 DQ12
47 DQ11
46 V
45 DQ10
44 DQ9
43 V
42 DQ8
41 V
40 NC
39 UDQM
38 CLK
37 CKE
36 NC
35 A11
34 A9
33 A8
32 A7
31
A6
30 A5
29 A4
28 V
Q Q
3 6 7 1 3 1 5
DESCRIPTION
co
.
24
ADV-M71
9 4 2 8
SS
SSQ
DDQ
SSQ
DDQ
SS
SS
0 5 8 2 9 9 4 2 8
m
24
9 9
9 9