Atmel AT89C5132 Specification Sheet
Atmel AT89C5132 Specification Sheet

Atmel AT89C5132 Specification Sheet

Usb microcontroller with 64k bytes flash memory
Hide thumbs Also See for AT89C5132:

Advertisement

Quick Links

Features
Programmable Audio Output for Interfacing with Common Audio DAC
– PCM Format Compatible
2
– I
S Format Compatible
8-bit MCU C51 Core-based (F
2304 Bytes of Internal RAM
64K Bytes of Code Memory
– AT89C5132: Flash (100K Write/Erase Cycles)
4K Bytes of Boot Flash Memory (AT89C5132)
– ISP: Download from USB (standard) or UART (option)
USB Rev 1.1 Device Controller
– "Full Speed" Data Transmission
Built-in PLL
®
MultiMedia Card
Interface Compatibility
®
Atmel DataFlash
SPI Interface Compatibility
IDE/ATAPI Interface
2 Channels 10-bit ADC, 8 kHz (8 True Bits)
– Battery Voltage Monitoring
– Voice Recording Controlled by Software
Up to 44 Bits of General-purpose I/Os
– 4-bit Interrupt Keyboard Port for a 4 x n Matrix
®
– SmartMedia
Software Interface
Two Standard 16-bit Timers/Counters
Hardware Watchdog Timer
Standard Full Duplex UART with Baud Rate Generator
Two Wire Master and Slave Modes Controller
SPI Master and Slave Modes Controller
Power Management
– Power-on Reset
– Software Programmable MCU Clock
– Idle Mode, Power-down Mode
Operating Conditions
– 3V, ±10%, 25 mA Typical Operating at 25°C
– Temperature Range: -40°C to +85°C
Packages
– TQFP80, PLCC84 (Development Board Only)
– Dice
1. Description
The AT89C5132 is a mass storage device controlling data exchange between various
Flash modules, HDD and CD-ROM.
The AT89C5132 includes 64K Bytes of Flash memory and allows In-System Program-
ming through an embedded 4K Bytes of Boot Flash Memory.
The AT89C5132 include 2304 Bytes of RAM memory.
The AT89C5132 provides all the necessary features for man-machine interface
including, timers, keyboard port, serial or parallel interface (USB, SPI, IDE), ADC
2
input, I
S output, and all external memory interface (NAND or NOR Flash, SmartMe-
dia, MultiMedia, DataFlash cards).

2. Typical Applications

Flash Recorder/Writer
PDA, Camera, Mobile Phone
PC Add-on
= 20 MHz)
MAX
USB
Microcontroller
with 64K Bytes
Flash Memory
AT89C5132
4173ES–USB–09/07

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the AT89C5132 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Atmel AT89C5132

  • Page 1: Typical Applications

    – TQFP80, PLCC84 (Development Board Only) – Dice 1. Description The AT89C5132 is a mass storage device controlling data exchange between various Flash modules, HDD and CD-ROM. The AT89C5132 includes 64K Bytes of Flash memory and allows In-System Program- ming through an embedded 4K Bytes of Boot Flash Memory.
  • Page 2: Block Diagram

    3. Block Diagram Figure 3-1. AT89C5132 Block Diagram INT0 INT1 Interrupt Handler Unit 2304 Bytes C51 (X2 CORE) Clock and PLL Unit FILT DOUT Notes: 1. Alternate function of Port 3 2. Alternate function of Port 4 3. Alternate function of Port 1...
  • Page 3: Pin Description

    4. Pin Description Figure 4-1. 4173ES–USB–09/07 AT89C5132 80-pin TQFP Package P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P1.3/KIN3 P1.4 P1.5 P1.6/SCL P1.7/SDA PVDD FILT PVSS UVDD UVSS AT89C5132 TQFP80 P4.5 P4.4 P2.2/A10 P2.3/A11 P2.4/A12 P2.5/A13 P2.6/A14 P2.7/A15 MCLK MDAT MCMD SCLK DSEL DCLK DOUT...
  • Page 4 Figure 4-2. Note: Signals All the AT89C5132 signals are detailed by functionality in Table 1 to Table 14. Table 1. Ports Signal Description Signal Name P0.7:0 P1.7:0 AT89C5132 AT89C5132 84-pin PLCC P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P1.3/KIN3 P1.4 P1.5 P1.6/SCL P1.7/SDA PAVDD...
  • Page 5 INT1 input sets IE1 in the TCON register. If bit IT1 in this register is set, bit IE1 is set by a falling edge on INT1. If bit IT1 is cleared, bit IE1 is set by a low level on INT1. AT89C5132 Alternate Function...
  • Page 6 Table 6. MutiMediaCard Interface Signal Description Signal Name MCLK MCMD MDAT AT89C5132 Type Description Timer 0 External Clock Input When timer 0 operates as a counter, a falling edge on the T0 pin increments the count. Timer 1 External Clock Input When timer 1 operates as a counter, a falling edge on the T1 pin increments the count.
  • Page 7 TWI Serial Data SDA is the bidirectional Two Wire data line. Type Description A/D Converter Analog Inputs Analog Positive Voltage Reference Input Analog Negative Voltage Reference Input This pin is internally connected to AVSS. AT89C5132 Alternate Function P3.0 P3.1 Alternate Function P4.0 P4.1...
  • Page 8 Table 12. External Access Signal Description Signal Name A15:8 AD7:0 Table 13. System Signal Description Signal Name AT89C5132 Type Description Keypad Input Lines Holding one of these pins high or low for 24 oscillator periods triggers a keypad interrupt. Type Description Address Lines Upper address lines for the external bus.
  • Page 9 Connect this pin to ground. PLL Supply voltage Connect this pin to +3V supply voltage. PLL Circuit Ground Connect this pin to ground. USB Supply Voltage Connect this pin to +3V supply voltage. USB Ground Connect this pin to ground. AT89C5132 Alternate Function...
  • Page 10 Internal Pin Structure Table 15. Detailed Internal Pin Structure Latch Output Notes: AT89C5132 Circuit Watchdog Output 2 osc periods 1. For information on resistors value, input/output levels, and drive capability, refer to the Section “DC Characteristics”, page 183. 2. When the Two Wire controller is enabled, P pseudo open-drain structure.
  • Page 11: Address Spaces

    Interfaces routines commonly known as API allowing user to develop his own bootloader. 5.0.3 Data Memory The AT89C5132 derivatives implement 2304 bytes of on-chip data RAM. This memory is divided in two separate areas: • 256 bytes of on-chip RAM memory (standard C51 memory).
  • Page 12 Interface MultiMedia Card Interface IDE/ATAPI Interface AT89C5132 The AT8xC5132 peripherals are briefly described in the following sections. For further details on how to interface (hardware and software) to these peripherals, please refer to the AT8xC5132 complete datasheet. The AT8xC5132 internal clocks are extracted from an on-chip PLL fed by an on-chip oscillator.
  • Page 13: Serial I/O Interface

    Two-wire Controller A/D Controller 4173ES–USB–09/07 The AT89C5132 implements a serial port with its own baud rate generator providing one single synchronous communication mode and three full-duplex Universal Asynchronous Receiver Transmitter (UART) communication modes. It is provided for the following purposes: •...
  • Page 14: Electrical Characteristics

    (P0, P2 address mode, ALE, MCMD, MDAT, MCLK, SCLK, DCLK, DSEL, DOUT, D+, D-) Logical 0 Input Current (P1, P2, P3, P4 and P5) AT89C5132 *NOTICE: Stressing the device beyond the “Absolute Maxi- mum Ratings” may cause permanent damage. -0.3 to +4.0V These are stress ratings only.
  • Page 15 2. Flash retention is guaranteed with the same formula for V 3. See Table 154 for typical consumption in player mode. Test Condition, Active Mode (NC) Clock Signal PVSS UVSS AVSS All other pins are unconnected AT89C5132 Units μA 0.45< V μA -650 Vin = 2.0 V kΩ = 25°C <...
  • Page 16 Figure 6-2. Figure 6-3. 6.2.3 A-to-D Converter Table 2. A-to-D Converter DC Characteristics = 2.7 to 3.3V , T Symbol AT89C5132 Test Condition, Idle Mode (NC) Clock Signal PVSS UVSS AVSS All other pins are unconnected Test Condition, Power-Down Mode...
  • Page 17 X1 and X2 may not be used to drive other circuits. = -40 to +85°C Parameter Internal Capacitance (X1 - Internal Capacitance (X2 - Equivalent Load Capacitance (X1 - X2) Drive Level Crystal Frequency Crystal Series Resistance Crystal Shunt Capacitance PLL Filter Connection FILT AT89C5132 Unit μW Ω...
  • Page 18 In-system Programming 6.2.7.1 Schematic Figure 6-7. 6.2.7.2 Parameters Table 5. ISP Pull-Down Characteristics = 3 to 3.3V , T Symbol AT89C5132 = -40 to +85°C Parameter Filter Resistor Filter Capacitance 1 Filter Capacitance 2 USB Connection To Power VBUS Supply = -40 to +85°C...
  • Page 19 Address Valid to Valid Data In Address Valid to RD Low 4·T CLCL RD Low to Valid Data RD Low to Address Float Data Hold After RD High Instruction Float After RD High AT89C5132 Conditions Variable Clock Variable Clock Standard Mode X2 Mode CLCL 0.5·T CLCL 0.5·T...
  • Page 20 AVLL LLAX LLWL WLWH WHLH AVWL QVWH WHQX 6.3.1.3 Waveforms Figure 6-8. AT89C5132 = -40° to +85°C Variable Clock Standard Mode Parameter Clock Period ALE Pulse Width 2·T CLCL Address Valid to ALE Low CLCL Address hold after ALE Low...
  • Page 21 Test conditions: capacitive load on all pins = 50 pF. 4173ES–USB–09/07 External 8-bit Bus Cycle – Data Write Waveforms LHLL LLWL AVWL AVLL LLAX A7:0 Signals Address Data In Data Out AT89C5132 WLWH WHLH QVWH WHQX D7:0 Data Out A15:8 Conditions High Valid No Longer Valid Floating...
  • Page 22 = 2.7 to 3.3V, T Symbol CLCL LHLL AVLL LLAX LLWL WLWH WHLH AVWL QVWH WHQX AT89C5132 = -40° to +85°C Variable Clock Standard Mode Parameter Clock Period ALE Pulse Width 2·T CLCL Address Valid to ALE Low CLCL Address hold after ALE Low...
  • Page 23 D15:8 is written in DAT16H SFR. LHLL LLWL AVWL AVLL LLAX A7:0 A15:8 D15:8 is the content of DAT16H SFR. Signals Clock Data In Data Out AT89C5132 RLRH RHLH RLDV RHDZ RHDX D7:0 Data In D15:81 Data In WLWH WHLH QVWH...
  • Page 24 CLOV, CHOV CLOX CHOX ILIH IHIL OLOH OHOL Notes: AT89C5132 = -40° to +85°C Parameter Clock Period Clock High Time Clock Low Time SS Low to Clock edge Input Data Valid to Clock Edge Input Data Hold after Clock Edge...
  • Page 25 MSB IN BIT 6 CHCH CHCX CLCX IVCH CHIX IVCL CLIX MSB IN BIT 6 CLOV CHOV MSB OUT BIT 6 AT89C5132 CLSH CHSH SHSL CLCH CHCL CLOX SHOX CHOX LSB IN CLCH CHCL LSB IN CLOX CHOX LSB OUT...
  • Page 26: Two-Wire Interface

    (input) Port Data (output) Note: 1. SS handled by software using general purpose port pin. 6.3.4 Two-wire Interface 6.3.4.1 Timings Table 17. TWI Interface AC Timing AT89C5132 SLCH SLCL CHCH CHCX CLCX CHOV SLOV CLOV SLAVE MSB OUT BIT 6...
  • Page 27 1 μs 0.3 μs will be filtered out. Maxi- CLCL Repeated START condition ;STA STOP condition ;STO DAT3 0.7 V 0.3 V Tsu;DAT AT89C5132 OUTPUT 4.0 μs 4.7 μs 4.0 μs 0.3 μs 20·T CLCL 1 μs 8·T CLCL 8·T CLCL 4.7 μs...
  • Page 28: Mmc Interface

    CLCX CLCH CHCL DVCH CHDX CHOX OVCH 6.3.5.3 Waveforms Figure 6-17. MMC Input Output Waveforms AT89C5132 Signals Clock Data In Data Out = -40 to +85°C, CL ≤ 100pF (10 cards) Parameter Clock Period Clock High Time Clock Low Time...
  • Page 29: Audio Interface

    Clock Low Time Clock Rise Time Clock Fall Time Clock Low to Select Valid Clock Low to Data Valid 32-bit format with Fs = 48 kHz. DCLK DSEL Right CLOV DDAT AT89C5132 Conditions 325.5 CHCH CHCX CLCX CHCL CLCH CLSV High Valid...
  • Page 30: Analog To Digital Converter

    6.3.7.2 Characteristics Table 18. Analog to Digital Converter AC Characteristics = 2.7 to 3.3 V, T Symbol CLCL EHSH SHSL Notes: AT89C5132 Signals Clock Enable (ADEN bit) Start Conversion (ADSST bit) = -40 to +85°C Parameter Clock Period Start-up Time...
  • Page 31 Error 4173ES–USB–09/07 CLCL SHSL Ideal Transfer Curve Center of a Step Integral Non-linearity (ILe) Differential Non-linearity (DLe) 1 LSB (Ideal) 1018 1019 1020 1021 1022 1023 1024 AT89C5132 Offset Gain Error Error Example of an Actual Transfer Curve AVIN (LSBideal)
  • Page 32 Figure 6-22. Flash Memory – Internal Busy Waveforms 6.3.9 External Clock Drive and Logic Level References 6.3.9.1 Definition of Symbols Table 21. External Clock Timing Symbol Definitions AT89C5132 Signals FBUSY flag = -40° to +85°C Parameter Input ISP Valid to RST Edge...
  • Page 33 -0.5V for a logic 1 and 0.45V for a logic 0. min for a logic 1 and V + 0.1V LOAD Timing Reference Points - 0.1V LOAD level occurs with I AT89C5132 CLCH CHCX CLCX CLCL OUTPUTS max for a logic 0. - 0.1V + 0.1V...
  • Page 34: Ordering Information

    7. Ordering Information Possible Order Entries Memory Size Part Number (Bytes) AT89C5132-ROTIL 64K Flash AT89C5132-ROTUL 64K Flash Note: 1. PLCC84 package only available for development board. AT89C5132 Temperature Supply Frequency Voltage Range (MHz) Industrial Industrial & Green Product Package Packing...
  • Page 35: Package Information

    AT89C5132 8. Package Information TQFP80 4173ES–USB–09/07...
  • Page 36 PLCC84 AT89C5132 4173ES–USB–09/07...
  • Page 37 9. Datasheet Revision History for AT89C5132 Changes from 4173A-08/02 to 4173B-03/04 1. Suppression of ROM product version. 2. Suppression of TQFP64 package. Changes from 4173B-03/04 - 4173C - 07/04 1. Add USB connection schematic in USB section. 2. Add USB termination characteristics in DC Characteristics section.
  • Page 38 Atmel does not make any commitment to update the information contained herein. Unless specifically providedot- herwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as compo- nents in applications intended to support or sustain life.

Table of Contents

Save PDF