Page 1
Ver. 1 SERVICE MANUAL MODEL K2A E1C E1K EUT DN-X600 DJ MIXER • For purposes of improvement, specifi cations and design are subject to change without notice. • Please use this service manual with referring to the operating instructions without fail.
SAFETY PRECAUTIONS The following check should be performed for the continued protection of the customer and service technician. LEAKAGE CURRENT CHECK Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis resistance check.
NOTE FOR SCHEMATIC DIAGRAM WARNING: Parts marked with this symbol z have critical characteristics. Use ONLY replacement parts recommended by the manufacture CAUTION: Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis resistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance from chassis to either side of the power cord is less than 460 kohms, the unit is defective.
CAUTION IN SERVICING Initializing DN-X600 DN-X600 initialization should be performed when the μcom, peripheral parts of μcom, and Digital P.W.B. are replaced. 1. Turn off the power using POWER ON/OFF button. 2. Press POWER ON/OFF button while simultaneously pressing EFX SEND1 and EFX SEND1 buttons.
Page 6
DISASSEMBLY • Disassemble in order of the arrow of the fi gure of following fl ow. • In the case of the re-assembling, assemble it in order of the reverse of the following fl ow. • In the case of the re-assembling, observe "attention of assembling" it. •...
Page 7
About the photos used for descriptions in the "DISASSEMBLY" section. • The direction from which the photographs used herein were photographed is indicated at "Direction of photograph: ***" at the left of the respective photographs. • Refer to the table below for a description of the direction in which the photos were taken. •...
Page 8
(2) Remove the screws. Direction of photograph: B Direction of Direction of photograph: C photograph: D Direction of photograph: A (3) Disconnect the connector wire and FFC Cable, then loose the wire clamper. TOP CHASIS SUB ASSY FFC cable Direction of photograph: A WIRE CLAMPER N041 BOTTOM CHASSIS SUB ASSY...
Page 9
2. TOP PANEL PWB SUB ASSY Proceeding : TOP PANEL SUB ASSY TOP PANEL PWB SUB ASSY → (1) Remove the knobs. KNOB (2) Remove the screws. (3) Remove the Nuts, LENS LED and LENS RING, then disconnect the connector wire. LENS LED LENS RING VOL N041...
Page 10
(4) Remove the secrews, then remove the STAY GND. STAY GND 3. 7SEG PWB Proceeding : TOP PANEL SUB ASSY TOP PANEL PWB SUB ASSY 7SEG PWB → → (1) Disconnect the connector wire, then remove the PCB SUPPORT. N132 PCB SUPPORT TOP PANEL PWB 7SEG PWB...
Page 11
4. HEAD PHONE PWB Proceeding : TOP PANEL SUB ASSY HEAD PHONE PWB → (1) Remove the screw, Nuts and Washers. NUT/WASHE Direction of photograph: A (2) Disconnect the connector wires. N068 N044 5. SLIDE SW PWB Proceeding : TOP PANEL SUB ASSY SLIDE SW PWB →...
Page 12
6. MAIN PWB Proceeding : TOP PANEL SUB ASSY MAIN PWB → (1) Disconnect the connector wire and FFC Cable, and remove the tape. FFC Cable Clamper CY081 FFC Cable tape (2) Remove the screws. Direction of photograph: B 7. MIC PWB Proceeding : TOP PANEL SUB ASSY MIC PWB...
Page 13
8. IO PWB Proceeding : TOP PANEL SUB ASSY HEAD PHONE PWB SLIDE SW PWB → → MAIN PWB MIC PWB → → (1) Remove the screws. Direction of photograph: B (2) Disconnect the connector wires. SUPPORT N021 STAY PWB MAIN...
SPECIAL MODE 1. Special mode setting button b Press the POWER ON button to turn on while pressing buttons A and B. Mode Button A Button B Contents Version display, LED Check, SW CHECK, VR Check, Total running Service Mode time (Clear total runnig time), ROM/RAM Access test, USB MIDI OUT test, EUP mode test Version Up Mode...
Page 15
2.1. Version display EFX SERECTOR is REVERB and press TAP button. Display order «_SYS»→«xxxx(system Ver.)»→«_dSP»→«xxxx(DSP Ver.)» ever 1 sec. Press [EFX SEND / RETURN] button:Back to the Service Top. 2.2. LED Check EFX SERECTOR is FLANGER and press TAP button. Press TAP button to order, and the following mode.
Page 16
2.4. VR Check • EFX SERECTOR is DELAY and press TAP button. (1) Checking the operation of each panel VR. (Total 19, CH Fader 2, X Fader 1, Selector 3, Slide switch 5) (2) Turned the volume amount will display in resolution number 1024. (3) Displays the number corresponding to the selected location of the source selector.
Page 17
2.6. ROM/RAM Access test • EFX SERECTOR is B.BREAKER and press TAP button. (1) Press BEAT button, select «_run». Presse TAP button. (2) FlashROM (2MB) and SD-RAM (8MB) then Reads to accessible. Address (space cache disabled), and two bytes for each increment.
Refer to "Update procedure" or "writing procedure", when you should be write-in the software. VERSION UPGRADE PROCEDURE OF FIRMWARE 1. preparation (1) Connect the computer by USB cable. DN-X600 : Type B (2) UPDATEER Dowload Dennon SDI site. for Windows : DDJUpdater-2.0.msi for Mac : DDJ Updater.app...
Page 19
(2) Click the Next. (3) Check the I accept the terms of the license agreement,and Click the Next. (4) Click the Next.
Page 20
(5) Click the Next. (6) Click the Next. (7) The Setup Status bar appears.
Page 21
(8) Click the Close. 3. Update Firmware [Caution] During the loading and upgrading the power OFF and set, PC or please do not remove the cable connection. Also, please press the button of a keyboard and computer sets. (1) Connect the USB cable from PC to the unit. (2) Press the POWER ON button to turn on while pressing buttons DUCKING and SELECT.
Page 22
(5) Click the File menu. And click the Open. Select the latest fi rmware. (6) Click the Load.
Page 23
(7) The Setup Status bar appears. (8) Click the OK.
Page 24
(9) Click the Execute. (10) The Setup Status bar appears.
Page 25
(11) Click the OK. (11) Confi rm “donE” is displayed in the panel. Failure to upgrade to the unit "FAIL" is displayed. Failure to upgrade to the PC "Version up was not completed." is displayed. Then "Execute" click again.
Page 26
4. Error message & trabuleshooting Message Solution File is invalid. Please select the update fi le for this unit. Load failed. Check the connection, and retry Please try again step 1). Loaded data is invalid. Check the fi le Please select the update fi le for this unit. Version up was not completed Please try again step 1).
TROUBLE SHOOTING FLOW CHART NO.1 (8U-110086-1 : IN/OUT/PWR UNIT) The power cannot be turned on. O.K. N.G. Is the fuse normal? See FLOW CHART NO.2 <The fuse blows out.> O.K. Check if there is any leak or short-circuiting on the primary circuit component, and replace it if N.G.
Page 28
FLOW CHART NO.3 (8U-110086-1 : IN/OUT/PWR UNIT) +1.2V is not outputted. O.K. N.G. See FLOW CHART NO.1 Is the +3.3V line voltage normal? <Is the +3.3V line voltage normal?> O.K. Check U5102 and the periphery circuit, and replace it if defective FLOW CHART NO.4 (8U-110086-1:IN/OUT/PWR UNIT) +3.3V is not outputted.
Page 29
FLOW CHART NO.6 (8U-110086-1 : IN/OUT/PWR UNIT) -15V is not outputted. O.K. N.G. Is the fuse normal? See FLOW CHART NO.2 <The fuse blows out.> O.K. N.G. Is the voltage of +15V or more supplied to collector Check D5115,L5103,C5117,C5125,C5518 and terminal of Q5110 replace it if defective.
Page 30
FLOW CHART NO.8 (8U-110087-1 : PANEL UNIT) The key operation is not functioning. O.K. Are the contact point and the installation state of N.G. the key switches (S401~S411,S413,S414,S416, Re-install the switches correctly or replace the poor S418~S420), rotary switches (S433,S434,S437) switch.
Page 31
FLOW CHART NO.9 (8U-310012 : MAIN UNIT,8U-110086-1 : IN/OUT/PWR UNIT,8U-110086-2 : HP JACK UNIT, 8U-110087-7 : SLIDE SW UNIT) The Slide switches operation is not functioning. O.K. Are the contact point and the installation state of the N.G. Re-install the switches correctly or replace the poor Slide switches (S701,S702,S3402,S3800,S3801) switch.
Page 32
FLOW CHART NO.10 (8U-110086-1 : IN/OUT/PWR UNIT) Function of sound for master output do not operate normally. O.K. ・Set the SOURCE SEL switch to "CD". ・Set the CROSS of FADER CONTOUR to "THRU". ・Set the LEVEL volume to "12:00". Check the input signal from N232 to U2100 and ・Set the channel fader to "MAX".
Page 33
FLOW CHART NO.11 (8U-110086-1 : IN/OUT/PWR UNIT) Function of sound for master output do not operate normally. O.K. Is 2pin of N231 (Operational amplifi er built-in switch N.G. ・Set the SOURCE SEL switch to "CD". control signal)L, and has been the Q3100 collector ・Set the CROSS of FADER CONTOUR to "THRU".
Page 48
CX231 23P-FFC C701 OPEN RELAY1 RELAY1 C702 OPEN RELAY2 RELAY2 +3V3 C703 OPEN RELAY3_MIC-A1 RELAY3_MIC-A1 C704 OPEN RELAY4/STBY RELAY4/STBY R758 C705 OPEN A_RST A_RST OPEN C706 OPEN AD_OSR0 AD_OSR0 R755 ADLRCK ADLRCK OPEN IC703 ADBCK ADBCK OPEN FILT AVDD ADDAT1 ADDAT1 C782 AVSS...
EXPLODED VIEW BOTTOM CHASSIS SUB ASSY TOP PANEL SUB ASSY & BOTTOM CHASSIS SUB ASSY 035(X3) S04(X2) 032(X9) 033(X7) 034(X4) 036(X3) S05(X4) S02(X4) S02(X3) S02(X2) TOP PANEL SUB ASSY Refer to page next for the exploded view. AC CORD SUB ASSY S03(X4) Refer to page next (E3 model)
Page 59
TOP PANEL SUB ASSY AC CORD SUB ASSY S05(X12) 028(X3) S04(X2) 027(X2) 020(X10) S09(X18) 019(X2) 023(X2) 023(X2) S04(x2) S04(X5) 023(X2) S04(x6) WARNING: Parts marked with this symbol have critical characteristics. Use ONLY replacement parts recommended by the manufacturer.
Page 60
PARTS LIST OF EXPLODED VIEW Ref. No. Part No. Part Name Remarks Q'ty 416510049008P WINDOW zParts for which "nsp" is indicated on this table cannot be supplied. 412510031005P KNOB L zP.W.B. ASS'Y for which "nsp" is indicated on this table cannot be supplied. When repairing the P.W.B. ASS'Y, check the board parts table and order replacement parts. zPart indicated with the mark "...
PACKING VIEW PARTS LIST OF PACKING VIEW * Parts for which "nsp" is indicated on this table cannot be supplied. * The parts listed below are for maintenance only, might differ from the parts used in the unit in appearances or dimensions. Note: The symbols in the column "Remarks"...
Page 62
SEMICONDUCTORS Only major semiconductors are shown, general semiconductors etc. are omitted to list. The semiconductor which described a detailed drawing in a schematic diagram are omitted to list. 1. IC's R5S72630P200FP (IC104) PB2/SCL1/PINT2/IRQ2 AVss PB3/SDA1/PINT3/IRQ3 PA7/AN7/DA1 PVcc PA6/AN6/DA0 PVcc PA5/AN5 PB4/SCL2/PINT4/IRQ4 AVref PB5/SDA2/PINT5/IRQ5...
Page 63
R5S72630P200FP Block Diagram SH-2A Floatin -point CPU core unit (FPU) CPU instruction fetch bus (F bus) CPU bus (C bus) CPU memory access bus (M bus) (I clock) Instruction Operand On-chip RAM User break Cache UBCTRG output cache memory cache memory (hi h-speed) controller controller...
Page 64
Pin No Pin name Function PC1/A1 FLASH(IC103), FPGA / Address Bus PVCC PVCC SDRAM(IC107),FLASH(IC103) / Address Bus SDRAM(IC107),FLASH(IC103) / Address Bus SDRAM(IC107),FLASH(IC103) / Address Bus SDRAM(IC107),FLASH(IC103) / Address Bus SDRAM(IC107),FLASH(IC103) / Address Bus SDRAM(IC107),FLASH(IC103) / Address Bus SDRAM(IC107),FLASH(IC103) / Address Bus PVCC SDRAM(IC107),FLASH(IC103) / Address Bus PVSS...
Page 65
Pin No Pin name Function PE11/CS6 UHPI Select Signals PE12/RXD3 A2-BOOTH/SND-RTN H=A2-BOOTH(default), L=SND/RTN /WAIT ADSP HRDY DGND PVSS DGND RTC_X1 DGND RTC_X2 PVCC PVCC PE13/TXD3 LCD Serial Control DATA @X1700 / NC @X1600, X600 FPGA Confi gration PE15 FPGA Confi gration PVSS DGND CPU-DSP FLAG backup)
Page 66
Pin No Pin name Function SSIDATA3 FPGA / USB Audio data SSIWS3 FPGA / USB Audio LR clock SSISCK3 FPGA / USB Audio Bit clock AUDIO_CLK FPGA / Audio Clock DGND PVSS DGND AUDIO_X1 DGND AUDIO_X2 PVCC PVCC SSIDATA2 FPGA / USB Audio data SSIWS2 FPGA / USB Audio LR clock SSISCK2...
Page 67
Pin No Pin name Function /TRST JTAG (for Test Mode) JTAG (for Test Mode) JTAG (for Test Mode) PB0/IRQ0 FPGA / Interrupt signal PB1/IRQ1 ADSP / Interrupt signal PB2/IRQ2 ADSP / IIC control Clock PB3/IRQ3 ADSP / IIC control data PVCC PVCC PVCC...
Page 68
Pin No Pin name Function FLASH(103),ADSP / Data Bus PVCC PVCC FLASH(103),ADSP / Data Bus FLASH(103),ADSP / Data Bus FLASH(103),ADSP / Data Bus FLASH(103),ADSP / Data Bus FLASH(103),ADSP / Data Bus FLASH(103),ADSP / Data Bus PVSS DGND PVCC PVCC RD/WR SDRAM(IC107) /Write Enable, ADSP UHPI / Select Signals SDRAM(IC107) / Clock Enable /CASU/BREQ/PC11...
Page 70
D710E001ZDH300 Pin Function D710E001ZDH300 Terminal Function Pin No BGA Location Pin name Function DGND DGND DVDH DVDH 710LRCK ALL Device LRCK 710BCK ALL Device BCK ACLKR0 Not use EFXSDAT Effect Send Data Output / BOOTH or SEND @X600 DGND DGND BOOTDAT Booth Out Data Output / NC @X600 EFXRDAT...
Page 71
Pin No BGA Location Pin name Function USB4DAT USB4 Data Input USB2DAT USB2 Data Input CH4DAT CH4 Data Input / A2-RTN Data Input @X600 CH2DAT CH2 Data Input SPIO_SOMI IIC control data DSP-CPU DSPGPIO2 GPIO DSP-FPGA DVDH DVDH AMUTE0 Not use DSP_CLK McASP0 Transmit Master Clock SHDB23...
Page 72
Pin No BGA Location Pin name Function SHDB8 UHPI Data Bus [Lower 16 Bits] AFMCE Asynchronous Memory Chip Select EM_RW Asynchronous Read/Write CPU_DSP1 GPIO port DSP-CPU AFSX1 Not use SHDB19 UHPI Data Bus [Upper 16 Bits (IO)] SHDB20 UHPI Data Bus [Upper 16 Bits (IO)] DGND DGND DGND...
Page 73
Pin No BGA Location Pin name Function OSCOUT OSCVDD CVDL CVDL CVDL DGND DGND DGND DGND DGND DGND DGND DGND DGND DGND DGND DGND CVDL CVDL SHDB15 UHPI Data Bus [Lower 16 Bits] DVDH DVDH AEMA1 EMIF Address Bus AEMA0 EMIF Address Bus DGND DGND...
Page 74
Pin No BGA Location Pin name Function CVDL CVDL CVDL CVDL CVDL CVDL CVDL CVDL CVDL CVDL CVDL CVDL DGND DGND DVDH DVDH SHDB2 UHPI Data Bus [Lower 16 Bits] AEMA6 EMIF Address Bus AEMA5 EMIF Address Bus EMU1 Emulation Pin 1 SHDB25 UHPI Data Bus [Upper 16 Bits (IO)] SHDB26...
Pin No BGA Location Pin name Function AEMD13 EMIF Data Bus [Lower 16 Bits] AEMD12 EMIF Data Bus [Lower 16 Bits] AEMD10 EMIF Data Bus [Lower 16 Bits] AEMD8 EMIF Data Bus [Lower 16 Bits] EM_CLK SDRAM Clock ASDQM3 Write Enable or Byte Enable for EM_D[31:24] DVDH DVDH DGND...
Page 77
XC3S400A-4FTG256C Pin Function XC3S400A-4FTG256C Terminal Function Pin No BGA Location Pin name Function DGND DGND PROG_B Confi guration reserve pin SRC_OBIT0. SRC control (AK4125) SRC_CMO0 SRC control (AK4125) DOUT_RST DIT reset (AK4104) ADC_OSR0. ADC control (PCM1804) RTN_DET_L Effect return signal detect / FADER_CH / FADER_CH ON/OFF L=OFF(default), H=ON @X600 RL_MUTE...
Page 78
Pin No BGA Location Pin name Function AD_TRG AD_TRG for CPU P_SCK. Panel control clock JTAG control reserve pin 710_MCLK System clock for DSP DGND DGND RELAY1 CD/PHONO select signal L=CD, H=PHONO RELAY2 CD/PHONO select signal L=CD, H=PHONO CD/PHONO select signal RELAY3 / MIC-A1 / MIC/AUX1 select signal L=MIC(default), H=AUX1 @X600 4382_CSN / DAC_...
Page 79
Pin No BGA Location Pin name Function V3FPG VCCO ASDQM0. DQM signal from DSP SHA9 10bits address bus (CPU) DGND DGND SHA4 10bits address bus (CPU) UNLCK_2 DIR PLL unlock signal (DIR9001) V3FPG VCCAUX DGND DGND SH_RW Read/Write enable form CPU 710RST Reset for DSP Panel switch dara...
Page 80
Pin No BGA Location Pin name Function ADC_MCLK Audio master clock for INPUT UNIT SHDB1.. 16bits data bus (CPU) V3FPG VCCO SHRD Read enable (CPU) DGND DGND V1FPG VCCINT SRCD_3 Digital Audio data (AK4125) SRCD_4 Digital Audio data (AK4125) FEMA12 13bits address bus (DSP) FEMA11 13bits address bus (DSP)
Page 81
Pin No BGA Location Pin name Function BFRAME_2 SPDIF user bit trigger (DIR9001) BFRAME_3 SPDIF user bit trigger (DIR9001) V3FPG VCCO FEMD14 24bits data bus (DSP) BFRAME_4 SPDIF user bit trigger (DIR9001) DGND DGND FEMA8 13bits address bus (DSP) FEMA5 13bits address bus (DSP) FEMA3 13bits address bus (DSP)
Page 82
Pin No BGA Location Pin name Function DOUT Confi guration reserve pin V3FPG VCCO CCLK Confi guration reserve pin SUSPEND Conservation of energy control (NC) DGND DGND FEMD0 24bits data bus (DSP) FEMD1 24bits data bus (DSP) FEMD2 24bits data bus (DSP) FEMD3 24bits data bus (DSP) FEMD4...
Page 86
EN29LV160BB-70TIP (IC103) BYTE# DQ15/A-1 DQ14 DQ13 Standard DQ12 TSOP RESET# DQ11 RY/BY# DQ10 EN29LV160BB-70TIP Pin Function Pin Name Function A0-A19 20 Addresses DQ0-DQ14 15 Data Inputs/Outputs DQ15 (data input/output, word mode), DQ15 / A-1 A-1 (LSB address input, byte mode) Chip Enable Output Enable RESET#...
Page 87
PCM1795 (U2100) V 2L ZEROL ZEROR AGND3L MSEL LRCK AGND2 DATA DGND AGND1 AGND3R V 2R PCM1795 Pin Function TERMINAL NAME DESCRIPTION AGND1 — Analog ground (internal bias) AGND2 — Analog ground (internal bias) AGND3L — Analog ground (left channel DACFF) AGND3R —...
Page 88
AK4382AVT (U2200, U2300) MCLK DZFL BICK DZFR SDTI LRCK View AOUTL+ AOUTL- CCLK AOUTR+ CDTI AOUTR- AK4382AVT Pin Function Pin Name Function MCLK Master Clock Input Pin An external TTL clock should be input on this pin. BICK Audio Serial Data Clock Pin SDTI Audio Serial Data Input Pin LRCK...
PARTS LIST OF P.W.B. UNIT * Parts for which "nsp" is indicated on this table cannot be supplied. * The parts listed below are for maintenance only, might differ from the parts used in the unit in appearances or dimensions. Note: The symbols in the column "Remarks"...