National instruments low-speed/fault-tolerant can module perating instructions (28 pages)
Summary of Contents for National Instruments Network Device DAQ S
Page 1
DAQ S Series NI 6124/6154 User Manual DAQ-STC2 S Series Simultaneous Sampling Multifunction Input/Output Devices NI 6124/6154 User Manual August 2008 372613A-01...
Instruments Corporation. National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.
Page 4
These classes are known as Class A (for use in industrial-commercial locations only) or Class B (for use in residential or commercial locations). All National Instruments (NI) products are FCC Class A products. Depending on where it is operated, this Class A product could be subject to restrictions in the FCC rules. (In Canada, the Department of Communications (DOC), of Industry Canada, regulates wireless interference in much the same way.) Digital...
Page 6
Contents Connecting Analog Input Signals... 4-6 Types of Signal Sources... 4-7 Differential Connections for Ground-Referenced Signal Sources... 4-7 Common-Mode Signal Rejection Considerations ... 4-9 Differential Connections for Non-Referenced or Floating Signal Sources ... 4-9 DC-Coupled... 4-10 AC-Coupled... 4-11 Field Wiring Considerations ... 4-11 Minimizing Drift in Differential Mode ...
Page 8
Contents Period Measurement ... 7-6 Single Period Measurement... 7-6 Buffered Period Measurement... 7-7 Semi-Period Measurement ... 7-7 Single Semi-Period Measurement ... 7-8 Buffered Semi-Period Measurement ... 7-8 Frequency Measurement ... 7-9 Choosing a Method for Measuring Frequency ... 7-12 Position Measurement... 7-14 Measurements Using Quadrature Encoders...
About This Manual The NI 6124/6154 User Manual contains information about using the National Instruments S Series NI 6124 and NI 6154 data acquisition (DAQ) devices with NI-DAQmx 8.8 and later. Conventions The following conventions appear in this manual: <>...
Start»All Programs»National Instruments»NI-DAQ»DAQ Getting Started Guide. The NI-DAQ Readme lists which devices are supported by this version of NI-DAQmx. Select Start»All Programs»National Instruments» NI-DAQ»NI-DAQ Readme. The NI-DAQmx Help contains general information about measurement concepts, key NI-DAQmx concepts, and common applications that are applicable to all programming environments.
Select Start»All Programs»National Instruments»NI-DAQ»NI-DAQmx Help. The NI-DAQmx C Reference Help describes the NI-DAQmx Library functions, which you can use with National Instruments data acquisition devices to develop instrumentation, acquisition, and control applications. Select Start»All Programs»National Instruments»NI-DAQ» NI-DAQmx C Reference Help.
Chapter 1 Getting Started Installing the Hardware The DAQ Getting Started Guide contains non-software-specific information about how to install PCI and PXI Express devices, as well as accessories and cables. Device Self-Calibration NI recommends that you self-calibrate your S Series device after installation and whenever the ambient temperature changes.
Chapter 2 DAQ System Overview DAQ Hardware DAQ hardware digitizes signals, performs D/A conversions to generate analog output signals, and measures and controls digital I/O signals. The following sections contain more information about specific components of the DAQ hardware. Figure 2-2 shows the components of the non-isolated S Series (NI 6124) device.
Chapter 2 DAQ System Overview • • • • • • • Calibration Circuitry Calibration is the process of making adjustments to a measurement device to reduce errors associated with measurements. Without calibration, the measurement results of your device will drift over time and temperature. Calibration adjusts for these changes to improve measurement accuracy and ensure that your product meets its required specifications.
The accuracy specifications of your device change depending on how long it has been since your last external calibration. National Instruments recommends that you calibrate your device at least as often as the intervals listed in the accuracy specifications.
DAQ System Overview • Programming Devices in Software National Instruments measurement devices are packaged with NI-DAQmx driver software, an extensive library of functions and VIs you can call from your application software, such as LabVIEW or LabWindows/CVI, to program all the features of your NI measurement devices. NI-DAQmx...
Chapter 3 I/O Connector Table 3-1. NI 6124 Device Signal Descriptions (Continued) I/O Connector Pin Reference P0.<0..7> D GND PFI <0..7>/P1.<0..7> D GND PFI <8..15>/P2.<0..7> +5 V D GND NI 6154 I/O Connector Signal Descriptions (NI 6154 Only) connector. For more information about these signals, refer to the NI 6154 Specifications.
Chapter 4 Analog Input On S Series devices, each channel uses its own instrumentation amplifier, FIFO, multiplexer (mux), and A/D converter (ADC) to achieve simultaneous data acquisition. The main blocks featured in the S Series analog input circuitry are as follows: •...
Chapter 4 Analog Input Working Voltage Range On most S Series devices, the PGIA operates normally by amplifying signals of interest while rejecting common-mode signals under the following three conditions: • • • If any of these conditions are exceeded, the input voltage is clamped until the fault condition is removed.
Chapter 4 Analog Input Analog Input Triggering Analog input supports two different triggering actions: start and reference. An analog or digital hardware trigger can initiate these actions. All S Series devices support digital triggering, and some also support analog triggering. To find your device’s triggering options, refer to the specifications document for your device.
Page 35
Chapter 4 Analog Input Ground- Referenced Signal Source – Common- Mode Noise and Ground Potential – I/O Connector Figure 4-4 shows how to connect a ground-referenced signal source to a channel on an isolated S Series device. Isolated S Series Device AI 0+ Ground- Referenced...
Chapter 4 Analog Input Figure 4-5 shows a bias resistor connected between AI 0 – and the floating signal source ground. This resistor provides a return path for the bias current. A value of 10 kΩ to 100 kΩ is usually sufficient. If you do not use the resistor and the source is truly floating, the source is not likely to remain within the common-mode signal range of the instrumentation amplifier, so the instrumentation amplifier saturates, causing erroneous readings.
Chapter 4 Analog Input Minimize noise pickup and maximize measurement accuracy by taking the following precautions. • • • • • • Refer to the NI Developer Zone document, Field Wiring and Noise Considerations for Analog Signals, for more information. Minimizing Drift in Differential Mode If the readings from the DAQ device are random and drift rapidly, you should check the ground-reference connections.
Chapter 4 Analog Input If an AI Reference Trigger (ai/ReferenceTrigger) pulse occurs before the specified number of pretrigger samples are acquired, the trigger pulse is ignored. Otherwise, when the AI Reference Trigger pulse occurs, the sample counter value decrements until the specified number of posttrigger samples have been acquired.
Chapter 4 Analog Input Figure 4-9 shows the relationship of AI Sample Clock to AI Start Trigger. AI Sample Clock Timebase Signal You can route any of the following signals to be the AI Sample Clock Timebase (ai/SampleClockTimebase) signal: • •...
Chapter 4 Analog Input AI Hold Complete Event Signal The AI Hold Complete Event (ai/HoldCompleteEvent) signal generates a pulse after each A/D conversion begins. You can route ai/HoldCompleteEvent out to any PFI <0..15> or RTSI <0..7> terminal. The polarity of ai/HoldCompleteEvent is software-selectable, but is typically configured so that a low-to-high leading edge can clock external AI multiplexers indicating when the input signal has been sampled and can be removed.
Chapter 4 Analog Input When the reference trigger occurs, the DAQ device continues to write samples to the buffer until the buffer contains the number of posttrigger samples desired. Figure 4-10 shows the final buffer. Using a Digital Source To use AI Reference Trigger with a digital source, specify a source and an edge.
Chapter 5 Analog Output The main blocks featured in the S Series analog output circuitry are as follows: • • • • Minimizing Glitches on the Output Signal When you use a DAC to generate a waveform, you may observe glitches on the output signal.
Chapter 5 Analog Output Analog Output Triggering Analog output supports two different triggering actions: start and pause. An analog or digital hardware trigger can initiate these actions. All S Series devices support digital triggering, and some also support analog triggering. To find your device’s triggering options, refer to the specifications document for your device.
Chapter 5 Analog Output Waveform Generation Timing Signals There is one AO Sample Clock that causes all AO channels to update simultaneously. Figure 5-5 summarizes the timing and routing options provided by the analog output timing engine. RTSI 7 Master Onboard Timebase Clock...
Chapter 5 Analog Output Figure 5-7 shows the relationship of the AO Sample Clock signal to the AO Start Trigger signal. AO Sample Clock Timebase Signal You can select any PFI or RTSI pin as well as many other internal signals as the AO Sample Clock Timebase (ao/SampleClockTimebase) signal.
Chapter 5 Analog Output Figure 5-9 shows the timing requirements of the AO Start Trigger digital source. Using an Analog Source When you use an analog trigger source, the waveform generation begins on the first rising edge of the Analog Comparison Event signal. For more information, refer to the Chapter 11, Triggering.
Chapter 6 Digital I/O Figure 6-1 shows the circuitry of one DIO line. Each DIO line is similar. The following sections provide information about the various parts of the DIO circuit. DO Waveform Generation FIFO DO Sample Clock Static DO Buffer DO.x Direction Control DI Waveform...
Chapter 6 Digital I/O You can configure each DIO line to be an output, a static input, or a digital waveform acquisition input. DI Sample Clock Signal (NI 6124 Only) the P0.<0..7> terminals and store the result in the DI waveform acquisition FIFO.
Page 65
Chapter 6 Digital I/O Using an Internal Source To use DO Sample Clock with an internal source, specify the signal source and the polarity of the signal. The source can be any of the following signals: • • • • •...
Chapter 6 Digital I/O DI Change Detection for Non-Isolated Devices (NI 6124 Only) DIO signals. Figure 6-3 shows a block diagram of the DIO change detection circuitry. P0.0 Synch P0.7 Synch You can enable the DIO change detection circuitry to detect rising edges, falling edges, or either edge individually on each DIO line.
Chapter 6 Digital I/O Exceeding the maximum input voltage ratings, which are listed in the Caution specifications document for each non-isolated DAQ-STC2 S Series device, can damage the DAQ device and the computer. NI is not liable for any damage resulting from such signal connections.
Chapter 6 Digital I/O I/O Protection for Isolated Devices (NI 6154 Only) under-voltage, and over-current conditions as well as ESD events. However, you should avoid these fault conditions by following these guidelines: • • • • Connecting Digital I/O Signals on Isolated Devices (NI 6154 Only) PFI <6..9>/P1.<0..3>, are referenced to D GND.
Chapter 7 Counters The counters have seven input signals, although in most applications only a few inputs are used. For information about connecting counter signals, refer to the Counter/Timer Pinouts Counter Input Applications Counting Edges In edge counting applications, the counter counts edges on its Source after the counter is armed.
Chapter 7 Counters Controlling the Direction of Counting In edge counting applications, the counter can count up or down. You can configure the counter to do the following: • • • For information about connecting counter signals, refer to the Counter/Timer Pinouts Pulse-Width Measurement In pulse-width measurements, the counter measures the width of a pulse on...
Chapter 7 Counters condition is not met, consider using duplicate count prevention, described in the For information about connecting counter signals, refer to the Counter/Timer Pinouts Period Measurement In period measurements, the counter measures a period on its Gate input signal after the counter is armed.
Chapter 7 Counters You can route an internal or external periodic clock signal (with a known period) to the Source input of the counter. The counter counts the number of rising (or falling) edges occurring on the Source input between two edges of the Gate signal.
Page 82
Chapter 7 Counters • NI 6124/6154 User Manual You can configure the counter to make K + 1 buffered period measurements. Recall that the first period measurement in the buffer should be discarded. Average the remaining K period measurements to determine the average period of F1.
Chapter 7 Counters Choosing a Method for Measuring Frequency The best method to measure frequency depends on several factors including the expected frequency of the signal to measure, the desired accuracy, how many counters are available, and how long the measurement can take.
Chapter 7 Counters Table 7-2 summarizes some of the differences in methods of measuring frequency. Table 7-2. Frequency Measurement Method Comparison Number of Counters Method Used 1 or 2 For information about connecting counter signals, refer to the Counter/Timer Pinouts Position Measurement You can use the counters to perform position measurements with quadrature encoders or two-pulse encoders.
Chapter 7 Counters Channel Z behavior—when it goes high and how long it stays high—differs with quadrature encoder designs. You must refer to the documentation for your quadrature encoder to obtain timing of channel Z with respect to channels A and B. You must then ensure that channel Z is high during at least a portion of the phase you specify for reload.
Chapter 7 Counters You can configure the rising or falling edge of the Aux input to be the active edge. You can configure the rising or falling edge of the Gate input to be the active edge. Use this type of measurement to count events or measure the time that occurs between edges on two signals.
Chapter 7 Counters Figure 7-22 shows a generation of a pulse with a pulse delay of four and a pulse width of three (using the rising edge of Source). Single Pulse Generation with Start Trigger The counter can output a single pulse in response to one pulse on a hardware Start Trigger signal.
Chapter 7 Counters You also can use the Gate input of the counter as a Pause Trigger (if it is not used as a Start Trigger). The counter pauses pulse generation when the Pause Trigger is active. Figure 7-25 shows a continuous pulse train generation (using the rising edge of Source).
Chapter 7 Counters Frequency Output can be routed out to any PFI <0..15> or RTSI <0..7> terminal. All PFI terminals are set to high-impedance at startup. The FREQ OUT signal also can be routed to DO Sample Clock and DI Sample Clock. In software, program the frequency generator as you would program one of the counters for pulse train generation.
Chapter 7 Counters Counter n Source Signal The selected edge of the Counter n Source signal increments and decrements the counter value depending on the application the counter is performing. Table 7-3 lists how this terminal is used in various applications.
Chapter 7 Counters Counter n Aux Signal The Counter n Aux signal indicates the first edge in a two-signal edge-separation measurement. Routing a Signal to Counter n Aux Each counter has independent input selectors for the Counter n Aux signal. Any of the following signals can be routed to the Counter n Aux input: •...
Chapter 7 Counters With pulse or pulse train generation tasks, the counter drives the pulse(s) on the Counter n Internal Output signal. The Counter n Internal Output signal can be internally routed to be a counter/timer input or an “external” source for AI, AO, DI, or DO timing signals.
Chapter 7 Counters Other Counter Features Cascading Counters You can internally route the Counter n Internal Output and Counter n TC signals of each counter to the Gate inputs of the other counter. By cascading two counters together, you can effectively create a 64-bit counter. By cascading counters, you also can enable other applications.
Chapter 7 Counters Prescaling is intended to be used for frequency measurement where the measurement is made on a continuous, repetitive signal. The prescaling counter cannot be read; therefore, you cannot determine how many edges have occurred since the previous rollover. Prescaling can be used for event counting provided it is acceptable to have an error of up to seven (or one).
Chapter 7 Counters Example Application That Works Incorrectly (Duplicate Counting) In Figure 7-33, after the first rising edge of Gate, no Source pulses occur, so the counter does not write the correct data to the buffer. Counter Value Example Application That Prevents Duplicate Count With duplicate count prevention enabled, the counter synchronizes both the Source and Gate signals to the 80 MHz Timebase.
Chapter 7 Counters In DAQmx, the device uses 80 MHz source mode if you perform the following: • • Otherwise, the mode depends on the signal that drives Counter n Source. Table 7-5 describes the conditions for each mode. Duplicate Count Prevention Enabled Position Measurement All Except Position...
Chapter 8 Programmable Function Interfaces (PFI) Each PFI input also has a programmable debouncing filter. Figure 8-1 shows the circuitry of one PFI line. Each PFI line is similar. Timing Signals Static DO Buffer Direction Control To Input Timing Signal Selectors When a terminal is used as a timing input or output signal, it is called PFI x (where x is an integer from 0 to 15).
Chapter 8 Programmable Function Interfaces (PFI) Using PFI Terminals as Timing Input Signals Use PFI terminals to route external timing signals to many different S Series functions. to any of the following signals: • • • • • • • •...
Chapter 8 Programmable Function Interfaces (PFI) Connecting PFI Input Signals All PFI input connections are referenced to D GND. Figure 8-4 shows this reference, and how to connect an external PFI 0 source and an external PFI 2 source to two PFI terminals. PFI Filters You can enable a programmable debouncing filter on each PFI, RTSI, or PXI_STAR signal.
Chapter 8 Programmable Function Interfaces (PFI) I/O Protection Each DIO and PFI signal is protected against overvoltage, undervoltage, and overcurrent conditions as well as ESD events. However, you should avoid these fault conditions by following these guidelines: • • • •...
Chapter 9 Digital Routing and Clock Generation 80 MHz Timebase The 80 MHz Timebase can be used as the Source input to the 32-bit general-purpose counter/timers. The 80 MHz Timebase is generated from the following sources: • • 20 MHz Timebase The 20 MHz Timebase normally generates many of the AI and AO timing signals.
• • Many National Instruments DAQ, motion, vision, and CAN devices support RTSI. In a PCI system, the RTSI bus consists of the RTSI bus interface and a ribbon cable. The bus can route timing and trigger signals between several functions on as many as five DAQ, vision, motion, or CAN devices in the computer.
Chapter 9 Digital Routing and Clock Generation • • • • • Note Signals with a * are inverted before being driven on the RTSI terminals. Using RTSI Terminals as Timing Input Signals You can use RTSI terminals to route external timing signals to many different S Series functions.
Chapter 9 Digital Routing and Clock Generation Refer to the KnowledgeBase document, Digital Filtering with M Series and CompactDAQ, for more information about digital filters and counters. To access this KnowledgeBase, go to code PXI Clock and Trigger Signals (NI 6124 Only) PXI Express devices.
Chapter 9 Digital Routing and Clock Generation The filter setting for each input can be configured independently. On power up, the filters are disabled. Figure 9-4 shows an example of a low to high transition on an input that has its filter set to 125 ns (N = 5). RTSI, PFI, or PXI_STAR Terminal Filter Clock...
CPU. This method makes DMA the fastest available data transfer method. National Instruments uses DMA hardware and software technology to achieve high throughput rates and to increase system utilization. DMA is the default method of data transfer for DAQ devices that support it.
Chapter 11 Triggering Figure 11-1 shows a falling-edge trigger. You can also program your DAQ device to perform an action in response to a trigger from a digital source. The action can affect the following: • • • Triggering with an Analog Source (NI 6124 Only) signal.
Page 136
Chapter 11 Triggering • NI 6124/6154 User Manual In below-level analog triggering mode, shown in Figure 11-3, the trigger is generated when the signal value is less than Level. Level Analog Comparison Event Figure 11-3. Below-Level Analog Triggering Mode In above-level analog triggering mode, shown in Figure 11-4, the trigger is generated when the signal value is greater than Level.
Chapter 11 Triggering • Bottom Analog Comparison Event Analog Trigger Accuracy (NI 6124 Only) trigger source to the output of programmable trigger DACs. When you configure the level (or the high and low limits in window trigger mode), the device adjusts the output of the trigger DACs. Refer to the specifications document for your device to find the accuracy and resolution of the analog trigger DACs.
Page 140
Appendix A Device-Specific Information The AO channels do not have analog or digital filtering hardware and do produce Note images in the frequency domain related to the update rate. NI 6124 I/O Connector Pinout Figure A-1 shows the pin assignments for the 68-pin connector on the NI 6124.
Page 142
Appendix A Device-Specific Information NI 6124 Block Diagram Figure A-2 shows the NI 6124 block diagram. PGIA Cal Relay Control(0) PGIA Cal Relay Control(1) PGIA Cal Relay Control(2) PGIA Cal Relay Control(3) Calibration Control Calibration Calibration Multiplexer Voltage Reference 16-Bit DAC 0 16-Bit DAC 1...
Page 144
Appendix A Device-Specific Information Mating connectors and a backshell kit for making custom 68-pin cables are available from NI. NI recommends that you use one of the following connectors with the I/O connector on your device. • • • For more information about the connectors used for DAQ devices, refer to the KnowledgeBase document, Specifications and Manufacturers for Board Mating Connectors, by going to code...
Page 146
Appendix A Device-Specific Information NI 6154 I/O Connector Pinout Figure A-3 shows the pin assignments for the 37-pin I/O connector on the NI 6154. Counter/Timer Signal NI 6124/6154 User Manual AI 0+ AI 1– AI 2+ AI 3– AO 0+ AO 1–...
Page 148
Appendix A Device-Specific Information NI 6154 Block Diagram Figure A-4 shows the NI 6154 block diagram. Circuit PGIA AO 0 PGIA 16-Bit PGIA AO 1 PGIA 16-Bit PGIA AO 2 PGIA 16-Bit PGIA AO 3 PGIA 16-Bit NI 6154 Cables and Accessories This section describes some of the cable and accessory options for the NI 6154.
Page 149
• • For more information about optional equipment available from National Instruments, refer to the National Instruments catalog or visit the National Instruments Web site at NI 6154 Isolation and Digital Isolators The NI 6154 is an isolated data acquisition device. As shown in Figure 2-2,...
Appendix A Device-Specific Information The non-isolated ground is connected to the chassis ground of the PC or chassis where the device is installed. The isolated ground is not connected to the chassis ground of the PC or chassis. The isolated ground can be at a higher or lower voltage relative to the non-isolated ground.
Page 153
Appendix B Technical Support and Professional Services • • If you searched your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.
Page 155
Glossary Analog-to-digital converter—an electronic device, often an integrated circuit, that converts an analog voltage to a digital number. Application Development Environment—a software environment incorporating the development, debug, and analysis tools for software development. LabVIEW, Measurement Studio, and Visual Studio are examples.
Page 157
Glossary Digital-to-analog. Digital-to-analog converter—an electronic device, often an integrated circuit, that converts a digital number into a corresponding analog voltage or current. See data acquisition (DAQ). DAQ device A device that acquires or generates data and can contain multiple channels and conversion devices.
Page 159
Glossary FPGA Field-programmable gate array. gain The factor by which a signal is amplified, often expressed in dB. Gain as a function of frequency is commonly referred to as the magnitude of the frequency response function. grounded signal Signal sources with voltage sources that are referenced to a system ground sources such as the earth or building ground.
Page 161
The time for a signal to transition from 10% to 90% of the maximum signal amplitude. Root mean square. RTSI bus Real-Time System Integration bus—the National Instruments timing bus that connects DAQ devices directly, by means of connectors on top of the devices, for precise synchronization of functions. NI 6124/6154 User Manual...
Page 163
Glossary Gate pulse width. Total harmonic distortion—the ratio of the total rms signal due to harmonic distortion to the overall rms signal, in dB or percent. THD+N Signal-to-THD plus noise—the ratio in decibels of the overall rms signal to the rms signal of harmonic distortion, plus noise introduced. thermocouple A temperature sensor created by joining two dissimilar metals.
Page 170
7-9 averaged, 7-9 minimizing glitches on the output signal, 5-2 MITE and DAQ-PnP, 10-1 multiple device synchronization, 9-3 mux, 4-2 National Instruments support and services, B-1 .NET languages documentation, xiv NI 6124, A-4 analog output, A-1 block diagram, A-4...
Page 172
Index signals AI Convert Clock, 4-16 AI Convert Clock Timebase, 4-17 AI Reference Trigger, 4-19 AI Sample Clock, 4-14 AI Sample Clock Timebase, 4-16 AI Start Trigger, 4-18 Change Detection Event, 6-8 connecting digital I/O, 6-9 connecting PFI input, 8-6 Counter n A, 7-28 Counter n Aux, 7-28 Counter n B, 7-28...
Need help?
Do you have a question about the Network Device DAQ S and is the answer not in the manual?
Questions and answers