Advertisement
/
n - l
z . o - )
z . o - 2
4 r y 1
2.7-2
2.7-3
a
d
l
2 . 7 - 5
z . / - o
< ' . l - ö
2 . 7 - 9
1 . l - L U
a . l - ! 4
2.7-U
2.7-1_5
2 . 8 - L
2.10-1
T - + ^ - e - ! ^ ,
n - - -
j l . i
e r
r h a
S , m n l i f i e d
S c h e m r t i C
I r t u = S I a u u t
r u . r l J ! r L f s f
4 L q
u l r r y r J J ! (
\ r h h t
t l
. t e . ]
\
t a e r
t l t . g r a m
r r u t
u l P r r e
c ^ , , - * : -
^ ^ i - ^ , , . 1 +
( i n n l
i n i a ^
s n r . a n a t i c
u Y u a r r r l S
u ,
r ! ' r P r r
M r r ] t i n l i e n
S i m n l i ] . i a |
R - l n n k
l l j 2 s r n m
r - i
D r * n h i n ' '
1 ' 1 ( !
U I p l f V t
.
J l l l p l r r
v L a A !
a ' l
4 1 1 t r
L , u u - t l I I E ;
R - l n n l r
T l r r n r r l .
M ' r l t . i n l i c a t i
o n P ^ + ^ ! . i - ^
- - Ä
c ' i h - ] i f i e d
s c h e n a t i c
l r u r u r y * r u
r a u v r r r l r 5
a r r q
u l r r P f -
n i - - . r ^ j ^ . ^ D - + ^ r ^ j - . , z n d s i m n ' l i - i e d
s c h e m r t i c
y f
v ! - f u r t
r 4 u u r r ! 1 1 6
X 2 F G r S i m p l i f i e d
S c h e m a t i c B l o c k D i a g r a n
X2 FG, Patchlng
arrd Simplified
Schernatic
L o g X F G P a t c h i n g
a n d S i m p l i f i e d
S c h e m a t i c
T r i g o n o m e t r i c
F G . S i m p l i f i e d
S c h e m a t i c a n d p a t c h i n g
I J V U Ä
U A J V A U
sinX Patching
and Simplified
Schenatic
cosX Patching
and Simplified
Schematic
P r i
n n i n ' l o
n f
I I F | I
VFG FG-151, Si-nplified
Block Diagram and ?atching
H l n n r
I a 1 7 ^ r 1 t
V F G F G - 1 5 1 , S e p a r a t e V F G P a t c h i n g
VFG FG-151, Combined VFG Patching
Location
of VFGI s and VFG setting
Sample Output
Curve
Principle
of VFG TV-l-57
VFC FG-157, Sin,plified
Bl-ock Diagram and Patching
H
I ^ n r
|
ä 1 r ^ 1 1 t
Timer Operation
Comparator Simplified
Schematic and Patching Block Layout
Fr.ee Diodes Schematic and ?atching Block T,ayout
Transfer Delay Elenent, Simplified
Schematic and patching
Block Layout
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
l_v
Advertisement
