Advertisement
l _ l
_1
-1
-1
-1
-1
-1
-t
-1
_1
_l
-1
-I
:-1
f- ,l
|,- ,l
:-1
f
I
I
I
l
a
'
l
-
MODE BÜTTON
FESET
COMPL]TE
HOLD
DESCRIPTION
In the FESET mode all
circuits
except the in:
te grators function
norma11Y.
The integrator
outputs are held at their
respec-
tive
initial
conditions
(IC) as dict'at'ed by the
IC input voltage.
(tfre ttegrator
output, is zero if
no IC voltage
is appiied)
When this
pushbrrtton is depressed, all
integrators
are sj$ultaneously
released to respond to input
signal
voltages.
The integrator
outputs change
in potential
as dictated
by the inputs;
a time
varying behavior is produced.
This generates the
voltage
solution
of the progranmed probleni'
Depressing the HOLD pushbut'ton pennits the
problerL
solution
to be halted and all
voltages
held at the
potential
attained
up to the instant
of depressing
the button.
The problem may be contirn'red from
this
point by depressing the COM?UTE butt'on or
re-set to the starting
point by depressing the
RESET button.
- n -
Advertisement
