DFI Qseven FS700 Series User Manual page 15

Table of Contents

Advertisement

SPI Interface Signals
Signal
Pin#
Pin Type
Pwr Rail /Tolerance
3.3V Suspend/3.3V
SPI_MOSI
199
O CMOS
3.3V Suspend/3.3V
SPI_MISO
201
I CMOS
SPI_SCK
203
O CMOS
3.3V Suspend/3.3V
SPI_CS0#
200
O CMOS
3.3V Suspend/3.3V
CAN Bus Interface Signals
Signal
Pin#
Pin Type
Pwr Rail /Tolerance
CAN0_TX
129
O CMOS
3.3V/3.3V
CAN0_RX
130
I CMOS
3.3V/3.3V
Power Control Signals
Signal
Pin#
Pin Type
Pwr Rail /Tolerance
PWGIN
26
I CMOS
5V/5V
PWRBTN#
20
I CMOS
3.3V Standby
Power Management Signals
Signal
Pin#
Pin Type
Pwr Rail /Tolerance
RSTBTN#
28
I CMOS
3.3V/3.3V
BATLOW#
27
I CMOS
3.3V Suspend/3.3V
WAKE#
17
I CMOS
3.3V Suspend/3.3V
SUS_STAT#
19
O CMOS
3.3V Suspend/3.3V
SUS_S3#
18
O CMOS
3.3V Suspend/3.3V
SUS_S5#
16
O CMOS
3.3V Suspend/3.3V
SLP_BTN#
21
I CMOS
3.3V Suspend/3.3V
LID_BTN#
22
I CMOS
3.3V Suspend/3.3V
Miscellaneous Signals
Signal
Pin#
Pin Type
Pwr Rail /Tolerance
WDTRIG#
70
I CMOS
3.3V/3.3V
WDOUT
72
O CMOS
3.3V/3.3V
I2C_CLK
66
I/O OD CMOS
3.3V/3.3V
I2C_DAT
68
I/O OD CMOS
3.3V/3.3V
SMB_CLK
60
I/O OD CMOS
3.3V Suspend/3.3V
SMB_DAT
62
I/O OD CMOS
3.3V Suspend/3.3V
SMB_ALERT#
64
O CMOS
3.3V/3.3V
SPKR/GP_PWM_OUT2
194
O CMOS
3.3V/3.3V
BIOS_DISABLE#/BOOT_ALT#
41
I CMOS
3.3V/3.3V
RSVD
56,124,
NC
Chapter 2 Hardware Installation
Chapter 2
DFI-FS700 Series
Carrier Board
Connect a series resistor 33
to Carrier Board SPI Device SI pin
Connect a series resistor 33
to Carrier Board SPI Device SO pin
Connect a series resistor 33
to Carrier Board SPI Device SCK pin
Connect a series resistor 33
to Carrier Board SPI Device CS# pin
DFI-FS700 Series
Carrier Board
DFI-FS700 Series
Carrier Board
DFI-FS700 Series
Carrier Board
DFI-FS700 Series
Carrier Board
PU 4.7K to 3.3V
PU 4.7K to 3.3V
PU 4.7K to 3.3V
PU 4.7K to 3.3V
PU 10K to 3.3V
Description
Master serial output/Slave serial input signal. SPI serial output data from Qseven module to the SPI device.
Master serial input/Slave serial output signal. SPI serial input data from the SPI device to Qseven module.
SPI clock output.
SPI chip select 0 output.
Description
CAN (Controller Area Network) TX output for CAN Bus channel 0.
In order to connect a CAN controller device to the Qseven module's CAN bus it is necessary to add transceiver hardware to the carrier board.
RX input for CAN Bus channel 0. In order to connect a CAN controller device to the Qseven module's CAN bus it is necessary to add transceiver hardware to the carrier board.
Description
High active input for the Qseven® module indicates that all power rails located on the carrier board are ready for use.
Power Button: Low active power button input. This signal is triggered on the falling edge.
Description
Reset button input. This input may be driven active low by an external circuitry to reset the Qseven module.
Battery low input. This signal may be driven active low by external circuitry to signal that the system battery is low or may be used to signal some other external battery management event.
External system wake event. This may be driven active low by external circuitry to signal an external wake-up event.
Suspend Status: indicates that the system will be entering a low power state soon.
S3 State: This signal shuts off power to all runtime system components that are not maintained during S3 (Suspend to Ram), S4 or S5 states.
The signal SUS_S3# is necessary in order to support the optional S3 cold power state.
S5 State: This signal indicates S4 or S5 (Soft Off) state.
Sleep button. Low active signal used by the ACPI operating system to transition the system into sleep state or to wake it up again. This signal is triggered on falling edge.
LID button. Low active signal used by the ACPI operating system to detect a LID switch and to bring system into sleep state or to wake it up again.
Open/Close state may be software configurable.
Description
Watchdog trigger signal. This signal restarts the watchdog timer of the Qseven module on the falling edge of a low active pulse.
Watchdog event indicator. High active output used for signaling a missing watchdog trigger. Will be deasserted by software, system reset or a system power down.
Clock line of I²C bus.
Data line of I²C bus.
Clock line of System Management Bus.
Data line of System Management Bus.
System Management Bus Alert input. This signal may be driven low by SMB devices to signal an event on the SM Bus.
Primary functionality is output for audio enunciator, the"speaker" in PC AT systems. When not in use for this primary purpose it can be used as General Purpose PWM Output.
Module BIOS disable input signal. Pull low to disable module's on-board BIOS.
Allows off-module BIOS implementations. This signal can also be used to disable standard boot firmware flash device and enable an alternative boot firmware source, for example a boot loader.
Do not connect
15
www.dfi .com

Advertisement

Table of Contents
loading

Table of Contents