Sony HCD-FC8 Service Manual page 101

Sacd/dvd receiver
Hide thumbs Also See for HCD-FC8:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
• DVD BOARD IC901 µPD703033BYGF-M28-3BA-A (SYSTEM CONTROLLER)
Pin No.
Pin Name
1
DAMP-DATA
2
DAMP-CLK
3
I2C-DATA
4
CQ-RST
5
I2C-CLK
6
DSP-DO
7
DIG-DI
8
DIG-CLK
9
EVDD
10
EVSS
11
P-PWM
12
DSP-RST
13
DSP-PM
14
DSP-CS
15
DSP-HACN
16
DSP-BST
17
DSP-GP9
TE
L 13942296513
18
DIR-ZERO
19
DIR-ERR
20
DIR-CE
21
VPP
DIR-XST
22
23
DIR-AD
DIR-XMODE
24
DIRDO
25
26
DAMP-RST
27
GP12
28
DAMP-MUTEN
29
CS1
30
CS2
31
CS3
32
DAC-CS
33
AD-RST
34
RESET
35
XT1
36
XT2
REG0
37
www
38
X2
39
X1
40
VSS
.
41
VDD
42
CLKOUT
http://www.xiaoyu163.com
I/O
O
Serial data output to the stream processors
O
Serial data transfer clock signal output to the stream processors
I/O
Communication data bus with the DVD system processor and mechanism controller
O
Reset signal output to the DVD system processor "L": reset
Communication data reading clock signal input or transfer clock signal output with the DVD
I/O
system processor and mechanism controller
I
Write data input from the audio digital signal processor
Read data output to the digital audio interface IC, audio digital signal processor and D/A
O
converter
Clock signal output to the digital audio interface IC, audio digital signal processor and D/A
O
converter
Power supply terminal (+5V)
Ground terminal
O
PWM voltage control signal output
O
Reset signal output to the audio digital signal processor "L": reset
O
PLL reset signal output to the audio digital signal processor "L": reset
O
Chip select signal output to the audio digital signal processor
I
Acknowledge signal input from to the audio digital signal processor
O
Boot strap signal output to the audio digital signal processor
I
Decode signal input from to the audio digital signal processor
I
Audio serial data input from the digital audio interface IC
I
PLL lock error and data error flag input from the digital audio interface IC
O
Chip enable signal output to the digital audio interface IC
Power supply terminal (for programming) Not used
I
Source clock switching monitor input from the digital audio interface IC
O
Muting signal output
O
System reset signal output to the digital audio interface IC "L": reset
I
Write data input from the digital audio interface IC
O
Reset signal output to the stream processors "L": reset
Not used
O
Muting on/off control signal output to the stream processors "H": muting on
O
Chip select signal output to the stream processor (for front L-ch and R-ch)
O
Chip select signal output to the stream processor (for center and woofer)
O
Chip select signal output to the stream processor (for rear L-ch and R-ch)
O
Chip select signal output to the D/A converter
O
Reset signal output to the A/D converter and D/A converter "L": reset
System reset signal input "L": reset
I
For several hundreds msec. after the power supply rises, "L" is input, then it changes to "H"
I
Sub system clock input terminal Not used
O
Sub system clock output terminal Not used
Not used
O
Main system clock output terminal (20 MHz)
I
x
ao
Main system clock input terminal (20 MHz)
u163
y
Ground terminal
i
Power supply terminal (+5V)
O
Clock signal output terminal Not used
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
HCD-FC8/FC9
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9
101

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hcd-fc9

Table of Contents