Sharp LC-37XD1E Service Manual page 69

Hide thumbs Also See for LC-37XD1E:
Table of Contents

Advertisement

63
VCCINT 3.3V
64
SCK
65
GND
66
SEN
67
SDAI
68
I/O
69
SDAO
70
I/O
71
I/O
72
I/O
73
I/O
74
I/O
75
OFL2EN
76
I/O
77
I/O
78
I/O
79
GND
80
VCCIO2 3.3V
81
I/O
82
I/O
83
I/O
84
I/O
85
EXP[0]
86
EXP[1]
87
EXP[2]
88
EXP[3]
89
EXP[4]
90
EXP[5]
91
EXP[6]
92
EXP[7]
93
GND
94
VCCIO2 3.3V
95
I/O
96
I/O
97
I/O
98
I/O
99
I/O
100
OFL-SET-IN
GND*: Non-configured pins are fixed at GND.
Terminals' electrical characteristics are referred to in the EPM240T100C5N data sheet of Altera.
Note 1: Reset output monitor terminal with EXP31 in use.
Note 2: Composed of GCLR and OR.
-
Power supply 3.3V
I
from VGC
-
Ground
I
from VGC
I
from VGC
-
GND*
O
Write mode RESET output
-
GND*
-
GND*
-
GND*
-
GND*
-
GND*
I
OFL2_EN external setting terminal
-
GND*
O
VGC write Open drain (Write mode at "H")
-
GND*
-
Ground
-
Power supply 3.3V
I
VSYNC_OSC
I
HSYNC_OSC
-
GND*
-
GND*
O
DTI2CSEL
O
DTM_RESET
O
DTU_ON (Analog tuner at "L" D-tuner at "H")
O
232C on/off SW (RS232C action at "H": VGC write enabled)
O
STB (LAMP ON)
O
S2_MUTE
O
ANT+5V ON
O
S_MUTE
-
Ground
-
Power supply 3.3V
-
GND*
-
GND*
-
GND*
-
GND*
-
GND*
I
OFLWD[8] external setting terminal
5 – 15
LC-37XD1E/RU
3.3V
SCK
GND
FPGA_SDE
FPGA_SDA
NC
FPGA_SDAO
NC
NC
NC
NC
NC
GND
NC
BOOT
NC
GND
3.3V
VSYNC
HSYNC
NC
NC
DTI2CSEL
DTM_RESET
DTU_ON
IREM_SW
STB
S2MUTE
ANT+5V ON
S-MUTE
GND
3.3V
NC
NC
NC
TP1703
NC
GND

Advertisement

Table of Contents
loading

Table of Contents