Outline Of The Frame Information Structure (Fis); Fis Types; Register - Host To Device; Figure 5.4 Register - Host To Device Fis Layout - Fujitsu MHV2200BT Product Manual

Table of Contents

Advertisement

5.2.3 Outline of the frame information structure (FIS)

The transport layer converts data written in a Block Register into the FIS, and
sends it to the upper layer.
The FIS, which is generated in the transport layer, is explained below.

5.2.3.1 FIS types

The types of FIS are as follows (Each FIS is referred to as abbreviation in square
brackets in this manual.):

5.2.3.2 Register - Host to Device

The Register - Host to Device FIS has the following layout:
3
3
2
2
2
2
2
1
0
9
8
7
6
5
Features
0
Device
1
Features (exp)
2
Control
3
Reserved (0)
4

Figure 5.4 Register - Host to Device FIS layout

C141-E244
Register- Host to Device [RegHD]
Register- Device to Host [RegDH]
DMA Active – Device to Host [DMA Active]
DMA Setup – Device to Host or Host to Device (Bidirectional)
[DMA Setup]
Set Device Bits – Device to Host [SetDB]
BIST Active – Bidirectional [BIST Active]
PIO Setup – Device to Host [PIO Setup]
Data – Host to Device or Device to Host (Bidirectional) [DATA]
2
2
2
2
2
1
1
1
1
4
3
2
1
0
9
8
7
6
Command
LBA High
LBA High (exp)
Reserved (0)
Reserved (0)
1
1
1
1
1
1
9 8 7 6 5 4 3 2 1 0
5
4
3
2
1
0
C R R Reserved (0)
LBA Mid
LBA Mid (exp)
Sector Count (exp)
Reserved (0)
5.2 Logical Interface
FIS Type (27h)
LBA Low
LBA Low (exp)
Sector Count
Reserved (0)
5-17

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mhv2160bt

Table of Contents