Acer AcerNote 970 Service Manual page 73

Hide thumbs Also See for AcerNote 970:
Table of Contents

Advertisement

Table 2-2
V1-LS Pin Descriptions (continued)
Pin Name
Pin No.
Power Management Controller Interface (continued)
GPIO3/
128
DOCKED
GPIO4/
127
UNDOCKING
GPIO5/
126
THERM
LED0
131, 122
LED1
130, 121
PC[2:0]
123:125
PC3/LED0
122
PC4/LED1
121
PC5
120
RING
135
SUSPA#
130
THERM
126
UNDOCKING
127
WAKE[1:0]
132, 133
V1-LS / V2-LS Interface
ADOE#
195
ADPAR_ODD
196
ADPAR_EVEN
197
BD[7:0]
180:183,
185:188
Type
l/O
GENERAL PURPOSE I/O 3: This pin can also be selected as a
general purpose pin. Its function can be enabled by index register
352H, bit 4. DOCKED: This pin indicates that docking is
complete.
I/O
GENERAL PURPOSE I/O 4: This pin can also be selected as a
general purpose pin. Its function can be enabled by index register
352H, bit 5. UNDOCKING: This pin indicates that undocking has
started.
I/O
GENERAL PURPOSE I/O 5#: This pin can also be selected as a
general purpose pin. Its function can be enabled by index register
352H, bits [7:6]. THERMAL SENSOR INPUT#: This input allows
an external thermal sensor to feed thermal information back to the
thermal throttler to regulate the control of heat generated by the
CPU.
l/O
See GPIO0 and PC3.
I/O
See GPIO1 and PC4.
0
POWER CONTROL [2:0]: This output provides individual power
control for any system component.
O
POWER CONTROL 3: This output provides individual power
control for any system component. LED 0: LED indicator output 0.
O
POWER CONTROL 4: This output provides individual power
control for any system component. LED 1: LED indicator output 1.
POWER CONTROL 5: This output provides individual power
control for any system component.
I
RING: This input provides for a wake-up' call from a modem.
I/O
See GPIO1.
l/O
See GPIO5.
l/O
See GPIO4.
I
WAKE [1:0]: These pins request V1-LS to: (a) power-up the
system and initiate a "resume" operation if the system was
previously in Suspend mode, or (b) cold boot if the system was
previously in the Standby mode or was powered down.
O
AD BUS OUTPUT ENABLE#: When this signal is active V2-LS
drives the PCI AD bus AD[31:0]
l/O
ODD AD BUS PARITY: Input from V2-LS to indicate PCI AD Bus
parity.
l/O
EVEN AD BUS PARITY: Input from V2-LS to indicate PCI AD Bus
parity.
I/O
BURST DATA BUS [7:0]: This 8-bit bus carries different
information during various phases between V1-LS and V2-LS.
Description

Advertisement

Table of Contents
loading

Table of Contents