Intel Core 2 Duo User Manual page 33

Setting Up and Configuring the Development Kit—Intel Core 2 Duo Processor and Intel Q35
Express Chipset
D7
D8
D9
E1-E8
EC-EE
Boot Block Recovery Code Checkpoints
E0
E9
EA
EB
EF
EF
F0
F1
F2
F3
F5
FA
FB
F4
FC
FD
FF
Runtime POST Code Checkpoints
03
04
05
06
October 2007
Order Number: 318476001US
Restore CPUID value to register. Bootblock runtime module
transferred to system memory.
Main BIOS runtime code is to be decompressed.
Copy main BIOS into system memory.
OEM memory detection/configuration error. Range reserved for
chipset vendors/OEMs.
Initialize Floppy Controller, DMA controller and interrupt
controller.
Set up floppy controller and data. Attempt to read from floppy.
Enable ATAPI hardware. Attempt to read from ARMD and ATAPI
CDROM.
Disable ATAPI hardware. Jump back to checkpoint E9.
Read error occurred on media. Jump back to checkpoint EB.
Floppy read error.
Search for pre-defined recovery file in root directory.
Recovery file not found.
Start reading FAT table and analyze FAT to find the clusters
occupied by the recovery file.
Start reading recovery file cluster by cluster.
Disable L1 cache.
Check validity of recovery file configuration against
configuration of FLASH part.
Enable FLASH write through POEM and chipset specific method.
Detect FLASH type.
Recovery file size does not match FLASH part size.
Erase FLASH.
Program FLASH.
Flash program successful. Disable FLASH write. Restore CPUID
into register.
Disable NMI, Parity, EGA video and DMA controllers. Initialize
BIOS, POST and runtime data area.
Verify CMOS checksum. Initialize status register A.
Initialize interrupt hardware and interrupt vector table.
Do R/W to CH-2 count reg. Initialize CH-0 as system timer.
Install POSTINTCH handler.
Enable IRQ0 in PIC for system timer interrupt.
® TM
Intel Core 2 Duo Processor and Intel
®
Q35 Express Chipset Development Kit
User's Manual
33