Memory Configurations - HP ProLiant DL560 Gen8 User Manual

Hide thumbs Also See for ProLiant DL560 Gen8:
Table of Contents

Advertisement

Item
Description
Voltage rating
4
Memory speed
5
DIMM type
6
For the latest supported memory information, see the QuickSpecs on the HP website
(http://www.hp.com/go/productbulletin). At the website, choose the geographic region, and then locate
the product by name or product category.

Memory configurations

To optimize server availability, the server supports the following AMP modes:
Advanced ECC—provides up to 4-bit error correction and enhanced performance over Lockstep mode.
This mode is the default option for this server.
Online spare memory—provides protection against failing or degraded DIMMs. Certain memory is
reserved as spare, and automatic failover to spare memory occurs when the system detects a DIMM that
is degrading. This allows DIMMs that have a higher probability of receiving an uncorrectable memory
error (which would result in system downtime) to be removed from operation.
Advanced Memory Protection options are configured in RBSU. If the requested AMP mode is not supported
by the installed DIMM configuration, the server boots in Advanced ECC mode. For more information, see
"HP ROM-Based Setup Utility (on page 74)."
The server also can operate in independent channel mode or combined channel mode (lockstep). Lockstep
mode improves the system reliability and availability. If running with RDIMM (built with x4 DRAM devices),
the system can survive the complete failure of two DRAM devices (DDDC). Running in independent mode, the
server can only survive the complete failure of a single DRAM device (SDDC).
Maximum capacity
DIMM type
RDIMM
RDIMM
LRDIMM
For the latest memory configuration information, see the QuickSpecs on the HP website
(http://www.hp.com/go/productbulletin).
Advanced ECC memory configuration
Advanced ECC memory is the default memory protection mode for this server. Standard ECC can detect and
correct single-bit memory errors and only detect multi-bit memory errors. When multi-bit errors are detected
using Standard ECC, the error is signaled to the server to halt the server.
Advanced ECC protects the server against some multi-bit memory errors. Advanced ECC can detect and
correct up to 4-bit memory errors if all failed bits are on the same DRAM device on the DIMM.
Definition
L = Low voltage (1.35V)
U = Ultra low voltage (1.25V)
Blank or omitted = Standard
12800 = 1600-MT/s
10600 = 1333-MT/s
8500 = 1066-MT/s
R = RDIMM (registered)
E = UDIMM (unbuffered with ECC)
L = LRDIMM (load reduced)
DIMM rank
One processor
Single-rank
96 GB
Dual-rank
192 GB
Quad-rank
384 GB
Two processors
Four processors
192 GB
384 GB
384 GB
768 GB
768 GB
1.5 TB
Hardware options installation 42

Advertisement

Table of Contents
loading

Table of Contents