Table of Contents
Advertisement
RESET
If "Vreset > VIH", the operating status is in STOP mode, LVD circuit is disabled in the S3F80P5X.
Stop Mode (LVD off)
V
LVD
V
POR
POR Reset Release
LVD Reset
Release
Internal Reset
Release
Figure 8-5. Reset Timing Diagram for the S3F80P5 in STOP Mode by IPOR
EXTERNAL INTERRUPT RESET
When RESET Control Bit (smart option @ 03FH) is set to '0' and chip is in stop mode, if external interrupt is
occurred by among the enabled external interrupt sources, from INT0 to INT5, reset signal is generated.
8-6
Reset Low
POR detected
WAIT
t
(4096x16x1/fosc)
Normal Operating Mode (LVD on)
Reset pulse generated,
Oscillation starts
S3F80P5_UM_ REV1.00
V
DD
Advertisement
Table of Contents
