Memory Controller Hub (Mch) 82820 - HP XM600 - Kayak - 128 MB RAM Technical Reference Manual

2 System Board

Memory Controller Hub (MCH) 82820

Memory Controller Hub (MCH) 82820
The MCH Host Bridge/Controller is contained in a 324-pin Ball Grid Array
(BGA) package and is the bridge between the Host bus, Direct Rambus
channel (main memory), AGP 4x graphic bus, Hub Link 8-bit and Hub Link
16-bit.
The following figure shows an example of the system block diagram using
the MCH.
FC-PGA Package
Address (36)
Control
Data (64)
AGP 4x Bus
(133 MHz 1 GB/s
AGP
data transfer rate)
Pro (MT)
or AGP 4x
(DT)
Connector
The following table shows the features that are available in the MCH Host
Bridge/Controller.
42
Intel Pentium III
Processor
with L2 cache memory
820 Memory
Controller Hub (MCH)
82820
AGP
Interface
HUB LINK 8
(266 MB/s data
transfer rate)
I/O Controller Hub
(ICH) 82801AA
Intel Pentium III
Processor
(optional second processor)
with L2 cache memory
Direct Rambus
Bus
Memory
Controller
(1.2 GB/s at 300 MHz or
1.6 GB/s at 400 MHz-
data transfer rate)
FC-PGA Package
Host (also called FSB) two-
way Bus (100/133 MHz,
1 GB/s data transfer rate)
Two onboard RIMM sockets
supporting RDRAM memory.