Table of Contents
Advertisement
SN74HC138APW-E05 (TI)FLAT PACKAGE
C-MOS 3-TO-8 LINE DECODER / DEMULTIPLEXER
—TOP VIEW—
A
1
V
16
IN
DD
B
IN
2
15
Y0
OUT
C
3
14
IN
Y1
OUT
EN1
4
13
IN
Y2
OUT
EN2
IN
5
12
Y3
OUT
EN3
IN
6
11
Y4
OUT
Y7
7
10
OUT
Y5
OUT
8
GND
9
Y6
OUT
NOTE:
V
TYPE
DD
+5V
74HCT138 TYPE
74ACT138 TYPE
+4.5 to +5.5V
TC74AC138 TYPE
+2 to +5.5V
TC74VHC138
OTHER TYPES
+2 to +6V
SN74HC14APW-E05
SN74HC14APW-E20 (TI)FLAT PACKAGE
C-MOS HEX SCHMITT TRIGGER INVERTERS
—TOP VIEW—
A
14
13
12
11
10
9
8
V
DD
Y = A
GND
0
;
LOW LEVEL
1
2
3
4
5
6
7
1
;
HIGH LEVEL
NOTE :
V
TYPE
DD
TC74AC/VHC
+2V to +5.5V
+2V to +6V
OTHER TYPES
SN74HC163APW-E05 (TI)FLAT PACKAGE
C-MOS PRESETTABLE SYNCHRONOUS 4-BIT BINARY COUNTER
—TOP VIEW—
RD
1
V
16
IN
DD
CK
IN
2
15
CO
OUT
A(DATA A)
3
14
IN
QA
OUT
B(DATA B)
4
13
IN
QB
OUT
C(DATA C)
IN
5
12
QC
OUT
D(DATA D)
6
11
IN
QD
OUT
EN1
7
10
IN
EN2
IN
8
GND
9
LD
IN
NOTE:
TYPE
V
DD
+2 to +6V
HC
AC/VHC
+2 to +5.5V
+5V
HCT/ACT/FCT
9
LD
14
3
A
QA
4
13
B
QB
5
12
C
QC
6
11
D
QD
2
7
15
EN1
CO
10
EN2
RD
1
RCP-730
RCP-731
1
15
A
Y0
2
14
B
Y1
3
13
C
Y2
12
Y3
11
Y4
4
EN1
10
Y5
5
9
EN2
EN
Y6
6
7
EN3
Y7
INPUTS
OUTPUTS
EN
C
B
A
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
0
X
X
X
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
1
1
1
1
0
1
0
0
1
1
1
1
1
1
1
0
1
1
0
1
0
1
1
1
1
1
0
1
1
1
0
1
1
1
1
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
1
1
1
1
0
1
1
1
0
1
1
1
1
1
1
1
1
0
1
0
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
EN = EN1 • EN2 • EN3
0 ; LOW LEVEL
1 ; HIGH LEVEL
X ; DON'T CARE
Y = A
Y
V
V
IN
OUT
V
OUT
V
V
V
DD
N
P
2.0V
0.75V
1.25V
A
Y
4.5V
1.9V
2.7V
0
1
6.0V
2.6V
3.6V
1
0
V
IN
V
V
N
P
MODE SELECTION
CONTROL INPUTS
MODE
RD
LD
EN1
EN2
RESET
0
X
X
X
(SYNCHRONOUS)
PRESET
1
0
X
X
(SYNCHRONOUS)
1
1
0
X
NO COUNT
1
1
X
0
NO COUNT
1
1
1
1
COUNT
CARRY OUTPUT "CO"
QA
QB
QC
CO
QD
EN2
CO IS HIGH WHEN EN2 INPUT IS
HIGH AND COUNT IS "15".
COUNT SEQUENCE
OUTPUTS
COUNT
QD
QC
QB
QA
0
0
0
0
0
1
0
0
0
1
2
0
0
1
0
3
0
0
1
1
4
0
1
0
0
5
0
1
0
1
6
0
1
1
0
7
0
1
1
1
8
1
0
0
0
9
1
0
0
1
10
1
0
1
0
11
1
0
1
1
12
1
1
0
0
13
1
1
0
1
14
1
1
1
0
15
1
1
1
1
SN74HC32APW-E05 (TI)FLAT PACKAGE
C-MOS QUAD 2-INPUT OR GATES
-TOP VIEW-
14
13
12
11
10
9
8
V
DD
GND
1
2
3
4
5
6
7
NOTE:
TYPE
V
DD
74AC/74VHC
+2 to +5.5V
74HC
+2 to +6V
74HCT
+4.5 to +5.5V
SN74HC541APW-E05 (TI)FLAT PACKAGE
C-MOS BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
- TOP VIEW -
G2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
20
19
18
17
16
15
14
13
12
V
DD
1
2
3
4
5
6
7
8
9
G1
A1
A2
A3
A4
A5
A6
A7
A8
2
18
3
17
NOTE :
4
16
TYPE
5
15
TC74AC/TC74VHC
+2 to +5.5V
6
14
ABT/ACT/BCT/HCT/VHCT
7
13
OTHER TYPES
8
12
9
11
G1
G2
1
19
SN74HC573BPW-E05
SN74HC573BPW-E20 (TI)FLAT PACKAGE
C-MOS 3-STATE OUTPUTS OCTAL LATCH
- TOP VIEW -
2
D1
1
V
20
OE
DD
3
IN
D2
4
D3
2
19
D1
Q1
5
IN
OUT
D4
6
D5
D2
3
18
Q2
IN
OUT
7
D6
8
D7
4
17
D3
Q3
9
IN
OUT
D8
11
5
16
D4
Q4
IN
OUT
1
D5
6
15
Q5
IN
OUT
D1
D6
7
14
Q6
IN
OUT
D7
8
13
Q7
IN
OUT
D8
9
12
Q8
IN
OUT
11
CK
10
11
CK
IN
GND
1
OE
NOTE :
TYPE
V
DD
+ 2 to + 6V
74HC
74ABT
+ 5V
74ACT
74HCT/74VHCT
+ 2 to + 5.5V
74AC/74VHC
A
A
Y =
Y
B
B
Y = A + B = A • B
A
B
Y
0
0
0
0
1
1
1
0
1
1
1
1
0 ; LOW LEVEL
1 ; HIGH LEVEL
Y8
A
Y
11
G1
G2
G1
G2
A
Y
0
0
0
1
0
0
1
0
GND
1
X
X
HI-Z
10
X
1
X
HI-Z
0 ; LOW LEVEL
1 ; HIGH LEVEL
X ; DON'T CARE
HI-Z ; HIGH IMPEDANCE
V
DD
+5V
+2 to +6V
INPUT
OUT
19
Q1
18
OE
CK
D
Q
Q2
17
0
1
1
1
Q3
0
0
0
1
16
Q4
0
0
X
Qo
15
Q5
1
X
X
HI-Z
14
Q6
13
0
; LOW LEVEL
Q7
12
1
; HIGH LEVEL
Q8
X
; DON'T CARE
OE
HI-Z ; HIGH IMPEDANCE
Qo
; NO CHANGE
Q1
D2 Q2
D3 Q3
D4 Q4
D5 Q5
D6 Q6
D7 Q7
D8
Q8
2
19
3
18
4
17
5
16
6
15
7
14
8
13
9
12
D
Q
D
Q
OE
OE
4-9
IC
Advertisement
Table of Contents
