Table of Contents
Advertisement
ISM R
B
(ID 1)
ADIO
OARD
In this format, users can sequentially read all input registers using one Modbus message. Modbus registers 4401 through 4784 organize all
outputs together to allow users to sequentially write to all output registers using one Modbus message.
Table 7:Input and output registers
Inputs (2201–2584)
Modbus Register Address
(Decimal)
2201–2208
2209–2216
2217–2224
...
2577–2584
Refer to your device's datasheet for a list of the active inputs and outputs. Not all inputs or outputs listed in this table may be active for your
system.
3.4.1.2. Discrete Bit-Packed Registers
Discrete bit-packed registers include the discrete status registers, discrete inputs, and discrete outputs.
Bit packing involves using a single register, or range of contiguous registers, to represent I/O values.
When networks use similar Nodes to gather data using the same I/O registers for each Node, discrete data from multiple Nodes can be bit packed
into a single register on the Gateway. The bit-packed data is arranged by I/O point starting at Modbus register 6601. For example, Discrete IN 1
for all the Nodes in the network is stored in three contiguous 16-bit registers.
The most efficient way to read (or write) discrete data from a Sure Cross® DX80 Gateway is by using these bit-packed registers because users
can read or write registers for all devices using one Modbus message. The following registers contain discrete bit-packed I/O values for the
Gateway and all Nodes. Values are stored first for the Gateway, then for each Node in order of Node address.
Bit-P acked Device Status R
Re gister Addres s
15
6601
Node 15 Node 14 Node 13 Node 12 Node 11 Node 10 Node 9 Node 8 Node 7 Node 6 Node 5 Node 4 Node 3 Node 2 Node 1 Gateway
6602
Node 31 Node 30 Node 29 Node 28 Node 27 Node 26 Node 25 Node 24 Node 23 Node 22 Node 21 Node 20 Node 19 Node 18 Node 17 Node 16
6603
Node 47 Node 46 Node 45 Node 44 Node 43 Node 42 Node 41 Node 40 Node 39 Node 38 Node 37 Node 36 Node 35 Node 34 Node 33 Node 32
Bit-P acked Discrete Input 1
Re gister Addres s
15
6611
Node 15 Node 14 Node 13 Node 12 Node 11 Node 10 Node 9 Node 8 Node 7 Node 6 Node 5 Node 4 Node 3 Node 2 Node 1 Gateway
6612
Node 31 Node 30 Node 29 Node 28 Node 27 Node 26 Node 25 Node 24 Node 23 Node 22 Node 21 Node 20 Node 19 Node 18 Node 17 Node 16
6613
Node 47 Node 46 Node 45 Node 44 Node 43 Node 42 Node 41 Node 40 Node 39 Node 38 Node 37 Node 36 Node 35 Node 34 Node 33 Node 32
Bit-P acked Discrete Output 1
Re gister Addres s
15
6691
Node 15 Node 14 Node 13 Node 12 Node 11 Node 10 Node 9 Node 8 Node 7 Node 6 Node 5 Node 4 Node 3 Node 2 Node 1 Gateway
6692
Node 31 Node 30 Node 29 Node 28 Node 27 Node 26 Node 25 Node 24 Node 23 Node 22 Node 21 Node 20 Node 19 Node 18 Node 17 Node 16
6693
Node 47 Node 46 Node 45 Node 44 Node 43 Node 42 Node 41 Node 40 Node 39 Node 38 Node 37 Node 36 Node 35 Node 34 Node 33 Node 32
Table 8:Discrete bit-packed registers for inputs and outputs (Sheet 1 of 2)
Inputs
Modbus Register
Address (Decimal)
6601–6603
Status for all devices
6611–6613
Input 1 from all devices
6621–6623
Input 2 from all devices
6631–6633
Input 3 from all devices
6641–6643
Input 4 from all devices
18
16-bit Register Value
Gateway Inputs 1 through 8
Node 1 Inputs 1 through 8
Node 2 Inputs 1 through 8
...
Node 47 Inputs 1 through 8
egisters
14
13
12
11
14
13
12
11
14
13
12
11
Figure 3: Discrete bit-packed register addresses and bit positions
Description (Inputs)
© Banner Engineering Corp. www.bannerengineering.com
Outputs (4401–4784)
Modbus Register Address
(Decimal)
4401–4408
4409–4416
4417–4424
...
4777–4784
Bit P osition
10
9
8
7
6
Bit P osition
10
9
8
7
6
Bit P osition
10
9
8
7
6
Modbus Register
Address (Decimal)
6691–6693
Output 1 from all devices
6701–6703
Output 2 from all devices
6711–6713
Output 3 from all devices
6721–6723
Output 4 from all devices
16-bit Register Value
Gateway Outputs 1 through 8
Node 1 Outputs 1 through 8
Node 2 Outputs 1 through 8
...
Node 47 Outputs 1 through 8
5
4
3
2
5
4
3
2
5
4
3
2
Outputs
Description (Outputs)
1
0
1
0
1
0
Advertisement
Table of Contents
