Marantz SR5014 Service Manual page 60

BLOCK DIAGRAM www.ti.com
BLOCK DIAGRAM
FILT
AUXIN 0
RXIN 0 RXIN0
RXIN 1 RXIN1
PLL
RXIN 2 RXIN2
RXIN 3 RXIN3
RXIN 4/ASCKI 0 RXIN4
RXIN 5/ABCKI 0 RXIN5 Clock/ Data
Recovery
RXIN 6/ALRCKI 0 RXIN6
RXIN 7/ADIN0 RXIN7
MPIO_ A0
RXIN8
Lock Detection
MPIO_ A1
RXIN9
MPIO_ A
MPIO_ A2
RXIN10
SELECTOR
MPIO_ A3
RXIN11 RECOUT 0
DITOUT RECOUT 1
ADC
VINL
ADC Mode
ADC
VINR Control
VCOM
Com. Supply
MPIO _C0
ADC Standalone
MPIO _C1
MPIO_ C
MPIO _C2
SELECTOR
AUXIN1
MPIO _C3
ADC Clock
(SCK /BCK/LRCK)
Divider
XTI
XTO OSC
XMCKO
(To MPIO _A & MPO0/1 )
XMCKO
Divider
MC /SCL
MDI /SDA Function DIR CS
2
SPI/I C Control ( 48-bit)
MDO /ADR 0 INTERFACE
MS/ADR 1
GPIO/GPO DIT CS
Data ( 48-bit)
RST
Reset
and Mode ADC DIR
MODE
Set
ANALOG ANALOG
VCCAD AGNDAD VCC
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s):
PCM9211
SBAS495 – JUNE 2010
AUTO
RXIN7
DIR
DIR SCKO
DOUT
ADC MAIN BCK
OUTPUT
AUXIN0 LRCK
SCKO/ BCK/LRCK
PORT
AUXIN1 DOUT
Lock :DIR AUXIN2
Unlock:ADC
AUTO
DIR
ADC
DIT
AUXIN0
AUXIN1
AUXIN2
RECOUT0
MPO 0
RECOUT1 MPO0/1
MPO 1
SELECTOR
DITOUT
AUTO
MPIO_B0
DIR
MPIO_B1
ADC
AUXOUT MPIO _B
AUXIN0 MPIO_B2
SELECTOR
AUXIN 2
MPIO_B3
AUXIN1
SBCK /SLRCK
Secondary BCK / LRCK
( to MPIO_A )
Divider
Selector
REGISTER EXTRA DIR FUNCTIONS
ERROR /INT0
DIR DIR
ERROR DETECTION NPCM /INT1
P and P f Calculator
C D S Non-PCM DETECTION
f Calculator
S
MPIO_ A
All Port Flags
DIR Interrupt
f Calculator MPIO_ B
S
DTS-CD/LD Detection
Validity Flag
MPIO_ C
User Data
MPO0
POWER SUPPLY
Channel Status Data
MPO1
BFRAME Detection
DIR
ALL
Interrupt System
ANALOG
AGND VDDRX GNDRX DVDD DGND
Submit Documentation Feedback 9
PCM9211
CS49844A (DIGITAL : U1073)
SD_A3, EXT_A3, 1
SD_A2, EXT_A2
SD_A1, EXT_A1
SD_A0, EXT_A0
SD_A10, EXT_A12 5
SD_BA0, EXT_A13
SD_BA1, EXT_A14
SD_CS, EXT_OE
SD_RAS, EXT_CS1 9
SD_CAS, EXT_CS2 10
TEST_EN
VDD1
GND1 13
EE_CS1. GPIO0
EE_CS0, GPIO1 15
DAI1_D5, GPIO69
DAI1_D4, GPIO68
BDI* DAI1_D3, GPIO67 18
BDI*, DAI1_D2, GPIO66
VDD2
GND2 21
BDI*, DAI1_D1, GPIO65
BDI*, DAI1_D0, GPIO64
24
GND3
25
VDD3
BDI*, DAI1_SCLK1, GPIO71
27
BDI*, DAI1_LRCK1, GPIO70
DAI1_LRCK2, GPIO72
DAI1_SCLK2, GPIO73
VDDIO1 30
GNDIO1
RESET
DBDA0 33
DBDA1
DBCK0
35
DBCK1 36
60
108
SD_D11, EXT_D3
105
101
100
98
95
94
CS49844A
144-Pin LQFP
91
Package
90
(with Thermal Pad )
86
85
83
80
76
75
73
DAO3_D3, XMTA, GPIO113
SD_D12, EXT_D4
SD_D13, EXT_D5
GNDIO4
VDDIO4
SD_D14, EXT_D6
SD_D15, EXT_D7
SD_D0, EXT_D8
SD_D1, EXT_D9
SD_D2, EXT_D10
SD_D3, EXT_D11
SD_D4, EXT_D12
SD_D5, EXT_D13
GND10
VDD10
SD_D6, EXT_D14
SD_D7, EXT_D15
SD_DQM0, EXT_A15
SD_WE, EXT_WE
DAO3_D6, GPIO35
DA03_D5, GPIO34
DAO3_D2, GPIO33
DA03_D1, GPIO32
SCP_BSY, GPIO143_OD
VDD9
GND9
SCP1_IRQ, GPIO144_OD
SCP1_CLK, GPIO148
SCP1_MISO_SDA, GPIO146
GND8
VDD8
SCP_MOSI, GPIO147
SCP1_CS, GPIO145
SCP2_CS
DAO3_D7, XMTB, GPIO115