Sony WLL-RX55 Maintenance Manual page 135

Wireless camera receiver
Hide thumbs Also See for WLL-RX55:
Table of Contents

Advertisement

8
TS DATA0-7
TSIN0-7
RX:503-4A
800-4A...
TS EN
TSINEN
RX:503-4E
800-4E
CN501
COMPOSITE
CMPVID
500-42
8
TSD0-7
500-83...
TS VALID
500-86
TS CLK
NEL 27MHz
500-84
8
PIXD0-7
VIDEO D0-7
500-4...
MPEG 27MHz
TP500
IC500
CLK27M4
4
16
500-26
2
18
MPEG 27M CLK
3
17
MPEG 27M CLK
AU1D2
AUD1 DAT
500-7
MPEG
AU1CLK
AUD1 CLK
DEC
500-9
AU1L/R
AUD1 LR
MODULE
500-11
AU1DACLK
AUD1 FCLK
500-13
AU2D2
AUD2 DAT
500-31
AU2CLK
AUD2 CLK
500-35
AU2L/R
AUD2 LR
500-37
AU2DACLK
AUD2 FCLK
500-39
8
UI0-7
USR D0-7
500-64...
UIA
USR CLK
500-58
UIB
USR VLD
500-60
UBN
500-140
8
D8-15
HOST D0-7
500-101...
12
A0-11
HOST A0-11
500-133...
WEN
HOST WRL
500-136
REN
HOST RD
500-134
CSN
NEL CS
500-138
RESETN
NEL RESET
500-152
INTN
500-144
+3.3V-2
500-17...
DI-44
MASTER REF
BOARD
TP900
IC3
IC901
IC909,Q902
CN3
3
1
REF IN
3
1
REFERENCE
AMP
5-21D 801-21D
LPF
AMP
LPF
CN4
Q900
BUFF
Q901
BUFF
NEL 27MHz
DEC DETECT
RX:504-25E
801-25E
MPEG 27M CLK
8
CPU DATA0-7
AT:101-7A...
800-7A...
16
CPU ADDR0-15
AT:101-8A...
800-8A...
CPU CS2
AT:102-1C
801-1C
CPU CS3
AT:101-11E
800-11E
CPU WRL
AT:102-1D
801-1D
CPU RD
AT:102-1E
801-1E
IC604
RESET
2
4
SYS RESET
AT:102-2C
801-2C
PON RESET
CONFIG
AT:102-2A
801-2A
WLL-RX55
TDIN0-7
8
FRAME
SYNCHRONIZER
TSINEN
434
TP103
TJIEN
TS D0-7
8
TS VLD
228
VIDEO D0-7
8
MPEG 27M CLK
481
CLK2P
AUD1 DAT
286
AUD1 CLK
287
AUD1 LR
288
AUD1 FCLK
229
AUD2 DAT
289
AUD2 CLK
290
AUD2 LR
164
AUD2 FCLK
89
USR D0-7
8
USR CLK
90
USR VLD
165
UBV
294
NEL CS
293
NEL RESET
292
INTN
295
EXT-SD-SYNC
TP901
IC916
1
REF TEMP SYNC
12
7
REF TEMP H
13
2
SYNC
5
REF TEMP BP
16
SEP
SYNC
3
REF TEMP V
17
SEP
IC907
IC912
3
BURST
6
2
4
REF BURST
296
SEP
IC600
2 4
BURST GATE
3
1
95
SD-PEDE-CLIP
11
12
98
IC903,905
SD-SYNC-CLIP
8
9
97
SD-REF-GATE
6
4
96
PEDESTAL
SAMPLE&HOLD
IC900
1
D/A
20
DA DI
170
A01
DI
IC903,905
2
17
DA DO
171
A02
DO
3
21
DA EA0
173
SYNC
A03
EA0
SAMPLE&HOLD
4
22
DA EA1
172
A04
EA1
19
DA CLK
237
CLK
16
DA ECL
238
ECL
18
DA CS
239
CS/LD
15
DA SEL
240
SEL
IC601
BB-NO/EXIST
6
4
100
REF CONT
3
1
99
INPUT LOCK
11
12
247
NE PULSE
8
9
24
BB-NO/EXIST
IC914,Q903
REF CONT
TIME CONST
INPUT CONT
CTRL
IC919
IC921
10
3
IC908
2 4
IC918
NEL PULSE
1
PHASE
13
15
14
COMP
3
SYNC&BURST
6
11
9
2
MMV
GATE
RV900
27M FREQ
HOST D0-7
8
HOST A0-15
16
HOST CS2
354
HOST CS3
428
HOST WRL
426
HOST RD
425
SYS RESET
469
DEC-146
DEC-146
PLD
IC100
CHARACTER
8
VA D0-7
SUPER
HSYNC
VSYNC
FRAME
TP100
TP101
TO102
358
VA HSYNC
399
VA VSYNC
432
VA FRAME
245
PIX CHAR
17
VG
246
PIX BLK CHAR
15
VBLK/BBLK
27
OSD D
3
DATA
108
OSD CLK
1
CLK
26
OSD HSYNC
20
HSYNC
107
OSD VSYNC
19
VSYNC
181
OSD OSCIN
8
OSCIN
180
OSD CS
2
CS
IC402
16
SDRAM DQ0-15
16
DQ
14
SDRAM BA0,1,A0-11
14
BA,A
276
SDRAM CLK
38
CLK
145
SDRAM CAS
17
CAS
369
SDRAM RAS
18
RAS
371
SDRAM CS
19
CS
372
SDRAM WE
16
WE
214,275
SDRAM LDOM,UDOM
15,39
LDOM,UDOM
AES/EBU
457
AU12
ENC
332
SDATA CONV12
23
SDATA O
462
SCLK CONV
25
SCLK O
463
LRCLK CONV
24
LRCLK O
440
SDATA MPEG12
4
SDATA I
376
SCLK MPEG
5
SCLK I
331
LRCLK MPEG
6
TEST SIG
LRCLK I
GEN
439
256FS CONV
2
M CLK IN
378
MUTE
1
IC403
4
14
2
MUTE IN
15
HSDI
MUTE OUT
SDI
TX1P,N
37,118
2
SDI1 X,Y
ENC
TX2P,N
36,117
2
SDI2 X,Y
TX3P,N
35,116
2
SDI3 X,Y
S500
NEL DEC INTERFACE
336
DIP1
1
2
337
DIP2
3
4
338
DIP3
5
6
382
DIP4
7
8
MPEG FRAME
TP501
161
MPEG FRAME
182
REF SC
175
R DET
SYNC
GEN
174
R FRAME
TP4 REF FRAME
179
R VSYNC
TP5 REF VSYNC
244
R HSYNC
TP6 REF HSYNC
174
R 256FS
TP3 256FS
AUDIO CLOCK
106
R 64FS
GEN
TP2 64FS
105
R FS
TP1 FS
470
FPGA 27MHz
CLK1P
484
REF 512FS
CLK3P
417
LED0
D500
446
LED1
D501
480
LED2
D502
468
LED3
D503
450
LED4
D504
REF 512FS
TP902
IC902
10
2
REF 512FS
PLL
IC927
TP903
3
REF 27MHz
16
X900
IC921
11
IC923
27MHz
9
FPGA 27MHz
IC926
13
14
3
1
2
4
24
4
REF RX 27M CLK
ERROR
VCO
12
PLL
AMP
8
REF VA 27M CLK
5
REF AT 27M CLK
15
NEL 27MHz
IC700
211
2
11
DATA0
DATA
TDI
139
4
19
DCLK
DCLK
TMS
65
8
CONFIG
3
nSTATUS
OE
TCK
EPROM
64
9
1
CONF DONE
nCS
TDO
212
CINFIG
nCONFIG
6-9
6-9
VIDEO0-7
8
801-3A...
VA:2-3A
HSYNC
801-6A
VA:2-6A
VSYNC
801-6B
VA:2-6B
FRAME
801-6C
VA:2-6C
IC605
CHARACTER GEN
4
SYS RESET
PCL
SDRAM
AES/EBU12
801-7A
AU:1-7A
IC400
AUDIO
RATE CONV
DR-524
BOARD
13
SYS RESET
IC4
RESET
2
SDI1 X,Y
2
801-16A
1-16A
3
801-17A
1-17A
4
SDI2 X,Y
2
801-16B
1-16B
5
801-17B
1-17B
6
SDI3 X,Y
2
801-16C
1-16C
7
801-17C
1-16C
MPEG FRAME
801-25C
AT:102-25C
MPEG 27M CLK
801-23C
AT:102-23C
REF SC
801-6D
VA:2-6D
REF DET
801-25D
VA-2-25D,AT:102-25D
REF FRAME
801-23B
RX:504-21A,VA:2-23B,AT:102-23B
REF VSYNC
801-24B
RX:504-21B,VA-2-24B,AT:102-24B
REF HSYNC
801-25B
RX:504-21C,VA:2-25B,AT:102-25B
REF 256FS
801-25A
AU:1-25A,AT:102-25A
REF 64FS
801-24A
AU:1-24A,AT:102-24A
REF FS
801-23A
AU:1-23A,AT:102-23A
REF RX 27M CLK
800-1A
RX:503-1A
REF VA 27M CLK
800-1C
VA:1-1A
REF AT 27M CLK
800-1B
AT:101-1A
UNREG IN
Q808,809
Q801,803
+5V-ANA
SWITCHING
IC800
D805
10
POWER
14
9
PWM
7
-5V-ANA
SWITCHING
Q802,804
+5V
+3.3V-1
+1.8V
CN700
EPR
+3.3V-1 VCC
1
TDI
TDI
3
TMS
TMS
5
TCK
TCK
6
TDO
TDO
4
D700
CONF DONE
IC1
19
7
CABLE
2
CN2
18
6
SDI/ASI-1OUT
DRIVER
IC2
17
7
CABLE
2
CN3
16
6
SDI/ASI-2OUT
DRIVER
IC3
15
CABLE
2
CN4
14
SDI/ASI-3OUT
DRIVER
UNREG D
801-24E
PS:5-1
9
Q800
IN+5V D
801-8C...
PS:5-4
IN+3.3V D
800-3A..
PS:15-5
801-18E,19E
IC802
2
1
+1.8VREG
+5V-ANA
801-16D,17D
DI:5-16D,17D
-5V-ANA
801-18D,19D
DI:15-8D,19D
DEC-146
LOT NO. 3B4-

Advertisement

Table of Contents
loading

Table of Contents