Sony WLL-RX55 Maintenance Manual page 124

Wireless camera receiver
Hide thumbs Also See for WLL-RX55:
Table of Contents

Advertisement

IC
PIN
OUTER
I/O
SIGNAL
NO.
NO.
629
H20
I/O
I/O
630
H19
I/O
I/O
631
H18
I/O
I/O
632
H17
I/O
I/O
633
H16
GND
634
H15
I/O
I/O
635
H14
I/O
I/O
636
H13
O
TDO
I/O
637
H12
I/O
638
H11
I/O
I/O
639
H10
I/O
I/O
640
H9
I/O
I/O
641
J9
I/O
I/O
I
642
K9
VREF
643
L9
I/O
I/O
I/O
644
M9
I/O
645
N9
I/O
I/O
646
P9
V
IO
CC
647
R9
V
IO
CC
648
T9
I/O
I/O
I/O
649
U9
I/O
650
V9
I/O
I/O
651
W9
I
VREF
I/O
652
Y9
I/O
653
Y10
I/O
I/O
I/O
654
Y11
I/O
IO PULLUP
I
655
Y12
656
Y13
I/O
I/O
657
Y14
V
IO
CC
658
Y15
V
IO
CC
I/O
659
Y16
I/O
I/O
660
Y17
I/O
661
Y18
I/O
I/O
I/O
662
Y19
I/O
663
Y20
I/O
I/O
I
664
W20
VREF
I/O
665
V20
I/O
I/O
666
U20
I/O
I/O
667
T20
I/O
668
R20
V
IO
CC
669
P20
V
IO
CC
I/O
670
N20
I/O
I/O
671
M20
I/O
I/O
672
L20
I/O
I
673
K20
VREF
I/O
674
J20
I/O
I/O
675
J19
I/O
I/O
676
J18
I/O
I/O
677
J17
I/O
I/O
678
J16
I/O
679
J15
V
IO
CC
680
J14
V
IO
CC
INPUTS
CE
: CHIP ENABLE
CLK n, CLK p
: GLOBAL CLOCK
CONFIG
: CONFIGURATION CONTROL
DCLK
: CLOCK
IO PULLUP
: IF IO PULL-UP
: MODE SELECT
MSEL0 - MSEL2
: PLL ENABLE
PLL ENA
: POR DELAY TIMES SELECT
PORSEL
TCK
: TEST CLOCK
: TEST DATA
TDI
: TEMPERATURE SENSING DIODE (BIAS-LOW INPUT) CONNECTION
TEMPDIODE n
: TEMPERATURE SENSING DIODE (BIAS-HIGH INPUT) CONNECTION
TEMPDIODE p
: TEST MODE SELECT
TMS
V
SEL
: V
SELECT
CC
CC
: REFERENCE VOLTAGE
VREF
OUTPUTS
CEO
: CHIP ENABLE
: TEST DATA
TDO
: TEST RESET
TRST
INPUTS/OUTPUTS
CONF DONE
: STATUS
I/O
: INPUT/OUTPUT
STATUS
: STATUS
OTHERS
V
A PLL
: ANALOG POWER FOR PLLs
CC
V
INT
: INTERNAL LOGIC ARRAY VOLTAGE SUPPLY
CC
V
IO
: I/O SUPPLY VOLTAGE
CC
V
PLL OUT
: EXTERNAL CLOCK OUTPUT BUFFER POWER
CC
V
G PLL
: GUARD RING POWER
CC
5-8
PIN
OUTER
PIN
OUTER
I/O
SIGNAL
NO.
NO.
NO.
NO.
681
J13
I/O
I/O
733
V16
682
J12
I/O
I/O
734
V17
683
J11
I/O
I/O
735
V18
684
J10
I/O
I/O
736
U18
685
K10
I/O
I/O
737
T18
686
L10
I/O
I/O
738
R18
687
M10
I/O
I/O
739
P18
688
N10
I/O
I/O
740
N18
I
689
P10
VREF
741
M18
690
R10
I
VREF
742
L18
691
T10
I/O
I/O
743
L17
692
U10
I/O
I/O
744
L16
693
V10
I/O
I/O
745
L15
I/O
694
W10
I/O
746
L14
695
W11
I/O
I/O
747
L13
I/O
696
W12
I/O
748
L12
697
W13
I
CLK p
749
M12
698
W14
I/O
I/O
750
N12
I/O
699
W15
I/O
751
P12
700
W16
I/O
I/O
752
R12
I
701
W17
MSEL1
753
T12
702
W18
I/O
I/O
754
U12
703
W19
I/O
I/O
755
U13
I/O
704
V19
I/O
756
U14
705
U19
I/O
I/O
757
U15
I/O
706
T19
I/O
758
U16
I
707
R19
VREF
759
U17
708
P19
NC
760
T17
I/O
709
N19
I/O
761
R17
710
M19
I/O
I/O
762
P17
I/O
711
L19
I/O
763
N17
I/O
712
K19
I/O
764
M17
713
K18
I/O
I/O
765
M16
I
714
K17
CLK p
766
M15
715
K16
I/O
I/O
767
M14
I/O
716
K15
I/O
768
M13
I/O
717
K14
I/O
769
N13
I
718
K13
CLK p
770
P13
I
719
K12
TCK
771
R13
I/O
720
K11
I/O
772
T13
I/O
721
L11
I/O
773
T14
I/O
722
M11
I/O
774
T15
723
N11
V
INT
775
T16
CC
724
P11
GND
776
R16
725
R11
GND
777
P16
726
T11
GND
778
N16
727
U11
V
INT
779
N15
CC
I/O
728
V11
I/O
780
N14
729
V12
V
INT
781
P14
CC
730
V13
GND
782
R14
731
V14
GND
783
R15
732
V15
GND
784
P15
PLL1705DBQR (TI)
DUAL PLL MULTICLOCK GENERATOR
—TOP VIEW—
I/O
SIGNAL
D.V
1
CC
V
INT
CC
GND
SCKO2
2
OUT
I/O
I/O
GND
SCKO3
3
OUT
V
INT
CC
GND
DGND1
4
OUT
GND
GND
FS1
5
IN
I/O
I/O
I/O
I/O
FS2
6
IN
I/O
I/O
CONFIG
I
SR
7
IN
GND
GND
A.V
8
CC
I/O
I/O
I
TRST
AGND
9
I/O
I/O
GND
XT1
10
IN
V
INT
CC
GND
V
INT
CC
GND
INPUTS
V
INT
CC
CSEL
: SCKO1 FREQUENCY SELECTION CONTROL
GND
FS1, FS2
: SAMPLING FREQUENCY GROUP CONTROL
V
INT
CC
SR
: SAMPLING RATE CONTROL
GND
XT1
: 27 MHz CRYSTAL OSCILLATOR, OR EXTERNAL CLOCK
V
INT
CC
GND
OUTPUTS
V
INT
MCKO1, MCKO2
: 27 MHz MASTER CLOCK
CC
GND
SCKO0
: SYSTEM CLOCK 0 (33.8688MHz FIXED)
V
INT
SCKO1
: SYSTEM CLOCK 1 (SELECTABLE FOR 44.1 KHz)
CC
I
CLK p
SCKO2
: SYSTEM CLOCK 2 (256 fs)
STATUS
I/O
SCKO3
: SYSTEM CLOCK 3 (384 fs)
GND
XT2
: 27 MHz CRYSTAL OSCILLATOR
V
INT
CC
I
CLK p
V
INT
CC
GND
V
INT
CC
SCKO0 - SCKO3
GND
4
V
INT
CC
GND
V
INT
CC
GND
V
INT
CC
GND
V
INT
CC
GND
V
INT
CC
GND
V
INT
CC
GND
10
XT1
11
OSC
XT2
14
MCKO1
15
MCKO2
20
D.V
CC
19
SCKO0
OUT
18
SCKO1
OUT
17
DGND3
16
DGND2
15
MCKO2
OUT
14
MCKO1
OUT
13
D.V
CC
12
CSEL
IN
11
XT2
OUT
PLL2
COUNTER N
PHASE DETECTOR
AND
VCO
LOOP FILTER
COUNTER M
PLL1
COUNTER M
PHASE DETECTOR
AND
VCO
LOOP FILTER
COUNTER N
3
COUNTER Q
SCKO3
2
COUNTER P
SCKO2
16
DIVIDER
SCKO1
19
SCKO0
WLL-RX55

Advertisement

Table of Contents
loading

Table of Contents