Sony WLL-RX55 Maintenance Manual page 125

Wireless camera receiver
Hide thumbs Also See for WLL-RX55:
Table of Contents

Advertisement

TMS320VC5416GGU160 (TI)
FIXED-POINT DIGITAL SIGNAL PROCESSOR
—BOTTOM VIEW—
INDEX
A
B
C
D
E
F
G
H
J
K
1
2
3
4
5
6
7
8
9
10
11
12
13
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
NO.
NO.
A1
GND1
C11
GND2
A2
I/O
A21
C12
I/O
A16
A3
I/O
A8
C13
I/O
D5
A4
I/O
A5
D1
I/O
A12
A5
I/O
A2
D2
I/O
A11
HDS2
A6
I
D3
I/O
HD7
A7
GND1
D4
I/O
A10
A8
I/O
HD5
D5
I/O
A4
A9
I/O
HD4
D6
I/O
A1
A10
I/O
D9
D7
GND2
A11
V
2
D8
I/O
D13
CC
A12
I/O
A20
D9
I/O
D10
A13
I/O
A19
D10
I/O
D6
B1
I/O
A22
D11
I/O
D4
B2
GND2
D12
I/O
D3
B3
I/O
A9
D13
I/O
D2
B4
I/O
A6
E1
V
1
CC
B5
I/O
A3
E2
I/O
A15
B6
V
2
E3
I/O
A14
CC
B7
V
1
E4
I/O
A13
CC
B8
I/O
D15
E10
I/O
D1
B9
I/O
D12
E11
I/O
D0
RS
B10
I/O
D8
E12
I
B11
GND1
E13
I
X2/CLKIN
B12
I/O
A18
F1
V
1
CC
B13
I/O
A17
F2
GND1
C1
V
2
F3
GND2
CC
HAS
C2
GND1
F4
I
C3
V
1
F10
O
X1
CC
C4
I/O
A7
F11
I/O
HD3
C5
I/O
HD6
F12
O
CLKOUT
C6
I/O
A0
F13
GND2
HDS1
W
C7
I
G1
I
HR/
HCS
C8
I/O
D14
G2
I
C9
I/O
D11
G3
I
READY
PS
C10
I/O
D7
G4
O
WLL-RX55
L
M
N
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
NO.
NO.
G10
I
HPIENA
L4
I/O
BCLKR2
G11
V
L5
I
HCNTL1
CC1
G12
I
TMS
L6
GND1
G13
GND1
L7
O
HRDY
DS
H1
O
L8
O
BDX0
IS
NMI
H2
O
L9
I
W
INT3
H3
O
R/
L10
I
MSTRB
H4
O
L11
GND1
H10
O
TDO
L12
DV
H11
I
TDI
L13
GND2
TRST
H12
I
M1
I
BDR1
H13
I
TCK
M2
I/O
BFSR1
IOSTRB
J1
O
M3
I
HCNTL0
MSC
J2
O
M4
I/O
BFSR0
J3
O
XF
M5
I
BDR2
HOLDA
HINT
J4
O
M6
O
J10
I/O
HD2
M7
I/O
BFSX0
J11
O
TOUT
M8
I/O
HD0
J12
I/O
EMU0
M9
I
HBIL
OFF
INT2
J13
I/O
M10
I
EMU1/
IAQ
K1
O
M11
I/O
HD1
HOLD
K2
I
M12
GND2
BIO
K3
I
M13
O
BDX1
K4
I/O
BCLKR0
N1
GND1
K5
I
BDR0
N2
I/O
BCLKR1
K6
I/O
BCLKX2
N3
GND2
K7
V
2
N4
I/O
BFSR2
CC
K8
O
BDX2
N5
I/O
BCLKX0
INT0
K9
I
N6
V
CC
K10
I
CLKMD1
N7
I/O
BFSX2
K11
I
CLKMD2
N8
GND2
IACK
K12
I
CLKMD3
N9
O
INT1
K13
I
HPI16
N10
I
MC
L1
I
MP/
N11
V
CC
L2
V
2
N12
I/O
BCLKX1
CC
L3
GND1
N13
I/O
BFSX1
INPUTS
BDR0 - BDR2
: SERIAL DATA RECEIVE
BIO
: BRANCH CONTROL
CLKMD1 - CLKMD3
: CLOCK MODE SELECT
HAS
: ADDRESS STROBE
HBIL
: BYTE IDENTIFICATION
HCNTL0, HCNTL1
: CONTROL
HCS
: CHIP SELECT
HDS1
HDS2
-
: DATA STROBE
HOLD
: HOLD
HPI16
: HPI16 MODE SELECT
HPIENA
: HPI MODULE SELECT
W
HR/
: READ/WRITE
INT0
INT3
-
: EXTERNAL USER INTERRUPT
MC
MP/
: MICROPROCESSOR/MICROCOMPUTER MODE SELECT
NMI
: NON-MASKABLE INTERRUPT
READY
: DATA READY
RS
: RESET
TCK
: IEEE STANDARD 1149.1 TEST CLOCK
TDI
: IEEE STANDARD 1149.1 TEST DATA
TMS
: IEEE STANDARD 1149.1 TEST MODE
TRST
: IEEE STANDARD 1149.1 TEST RESET
X2/CLKIN
: CLOCK/OSCILLATOR
OUTPUTS
BDX0 - BDX2
: SERIAL DATA TRANSMIT
CLKOUT
: CLOCK
DS
IS
PS
,
,
: DATA, PROGRAM, AND I/O SPACE SELECT
HINT
: INTERRUPT
HOLDA
: HOLD ACKNOWLEDGE
HRDY
: READY
IACK
: INTERRUPT ACKNOWLEDGE
IAQ
: INSTRUCTION ACQUISITION
IOSTRB
: I/O STROBE
MSC
: MICROSTATE COMPLETE
MSTRB
: MEMORY STROBE
W
R/
: READ/WRITE
CC
TDO
: IEEE STANDARD 1149.1 TEST DATA
TOUT
: TIMER
X1
: INTERNAL OSCILLATOR
XF
: EXTERNAL FLAG
INPUTS/OUTPUTS
A0 - A22
: PARALLEL ADDRESS
BCLKR0 - BCLKR2
: RECEIVE CLOCK
BCLKX0 - BCLKX2
: TRANSMIT CLOCK
BFSR0 - BFSR2
: FRAME SYNCHRONIZATION PULSE FOR RECEIVE
BFSX0 - BFSX2
: FRAME SYNCHRONIZATION PULSE FOR TRANSMIT
D0 - D15
: PARALLEL DATA
EMU0
: EMULATOR 0 PIN
OFF
EMU1/
: EMULATOR 1 PIN/DISABLE ALL
HD0 - HD7
: PARALLEL BIDIRECTIONAL DATA
1
1
5-9

Advertisement

Table of Contents
loading

Table of Contents