National Instruments PCI-1200 User Manual page 89

Index
digital I/O specifications, A-7
digital trigger, A-9
dither circuitry
explanation, A-5
theory of operation, 4-6
DNL (differential nonlinearity)
analog input, A-5
analog output, A-7
documentation
conventions used in manual, ix
National Instruments documentation
set, x
online library, B-1
related documentation, xi
drivers
instrument, B-1
software, B-1
E
EEPROM contents, 5-1
environment specifications, A-10
equipment, optional, 1-3
event-counting
with external switch gating (figure), 3-24
general-purpose timing signal
connections, 3-23
example code, B-1
EXTCONV* signal
definition (table), 3-3
interval-scanning DAQ operation, 3-21
maximum voltage input rating, 3-23
timing connections, 3-19
signal timing (figure), 3-19
EXTTRIG signal
DAQ timing, 3-19
definition (table), 3-3
maximum voltage input rating, 3-23
EXTUPDATE* signal
DAQ timing, 3-22
definition (table), 3-3
NI PCI-1200 User Manual
maximum voltage input rating, 3-23
updating DAC output (figure), 3-23
F
floating signal sources
differential connections, 3-11
purpose and use, 3-7
recommended input configurations
(table), 3-8
single-ended connections (RSE
configuration), 3-13
freerun acquisition mode, 4-8
frequency measurement
connections for measurement application
(figure), 3-25
general-purpose timing signal
connections, 3-24
frequently asked questions, B-1
G
GATB0 signal (table), 3-3
GATB1 signal (table), 3-4
GATB2 signal (table), 3-4
GATE signals
general-purpose timing signal
connections, 3-23
interval scanning DAQ operation, 3-21
timing requirements (figure), 3-26
general-purpose timing signal connections
See also DAQ timing connections
event-counting, 3-23
with external switch gating
(figure), 3-24
frequency measurement, 3-24
GATE, CLK, and OUT signals, 3-23
pins, 3-18
pulse and square wave generation, 3-23
pulse-width measurement, 3-24
specifications and ratings, 3-25
I-4 © National Instruments Corporation