Mac Address Low Bytes Register (Macaddrlo); Mac Address Low Bytes Register (Macaddrlo) Field Descriptions - Texas Instruments TMS320DM646x User Manual

Texas instruments ethernet media access controller (emac)/ management data input/output (mdio) module user's guide
Hide thumbs Also See for TMS320DM646x:
Table of Contents

Advertisement

Ethernet Media Access Controller (EMAC) Registers

5.43 MAC Address Low Bytes Register (MACADDRLO)

The MAC address low bytes register used in address matching (MACADDRLO), is shown in
and described in
31
15
MACADDR0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = value is indeterminate after reset
Table 82. MAC Address Low Bytes Register (MACADDRLO) Field Descriptions
Bit
Field
31-21
Reserved
20
VALID
19
MATCHFILT
18-16
CHANNEL
15-8
MACADDR0
7-0
MACADDR1
120
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)
Table
82.
Figure 83. MAC Address Low Bytes Register (MACADDRLO)
Reserved
R-0
R/W-0
Value
Description
0
Reserved
Address valid bit. This bit should be cleared to zero for unused address RAM locations.
0
Address location is not valid and will not be used in determining whether or not an incoming packet
matches or is filtered.
1
Address location is valid and will be used in determining whether or not an incoming packet
matches or is filtered.
Match or filter bit
0
The address will be used (if the VALID bit is set) to determine if the incoming packet address
should be filtered.
1
The address will be used (if the VALID bit is set) to determine if the incoming packet address is a
match.
0-7h
Channel bit. Determines which receive channel a valid address match will be transferred to. The
channel is a don't care if the MATCHFILT bit is cleared to 0.
0-FFh
MAC address lower 8 bits (byte 0)
0-FFh
MAC address bits 15-8 (byte 1)
21
20
VALID
R/W-x
8
7
www.ti.com
Figure 83
19
18
MATCHFILT
CHANNEL
R/W-x
R/W-x
MACADDR1
R/W-0
SPRUEQ6 – December 2007
Submit Documentation Feedback
16
0

Advertisement

Table of Contents
loading

Table of Contents