Integra DTR-5.9 Service Manual page 43

Hide thumbs Also See for DTR-5.9:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-6
Q281
: M12L64164A-7TG ( 1M x 16 Bit x 4 Banks Synchronous DRAM )
BLOCK DIAGRAM
CLK
Clock
Generator
CKE
Address
Mode
Register
CS
RAS
CAS
WE
TERMINAL DESCRIPTION
Pin Name
Description
CLK
Active on the positive going edge to sample all inputs.
CS
Disables or enables device operation by masking or enabling all inputs except CLK , CKE and L(U)DQM.
CKE
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior new command.
Disable input buffers for power down in standby.
A0 ~ A11
Row / column address are multiplexed on the same pins.
Row address : RA0~RA11, column address : CA0~CA7.
A12 , A13
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
RAS
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Latches column address on the positive going edge of the CLK with CAS low. Enables column access.
WE
Enables write operation and row precharge. Latches data in starting from CAS , WE active.
L(U)DQM
Makes data output Hi-Z, t
Blocks data input when L(U)DQM active.
DQ0 ~ DQ15
Data inputs / outputs are multiplexed on the same pins.
VDD / VSS
Power and ground for the input buffers and the core logic.
VDDQ / VSSQ
Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC
This pin is recommended to be left No Connection on the device.
Bank D
Bank C
Bank B
Row
Address
Buffer
Bank A
&
Refresh
Counter
Sense Amplifier
Column
Column Decoder
Address
Buffer
&
Refresh
Counter
Data Control Circuit
after the clock and masks the output.
SHZ
PIN LAYOUT
VDD
1
DQ0
2
VDDQ
3
DQ1
4
DQ2
5
VSSQ
6
DQ3
7
DQ4
8
VDDQ
9
DQ5
10
DQ6
11
VSSQ
12
DQ7
13
L(U)DQM
VDD
14
LDQM
15
WE
16
CAS
17
RAS
18
CS
19
A13
20
A12
21
DQ
A10/AP
22
A0
23
A1
24
A2
25
A3
26
VDD
27
DTR-5.9
TOP VIEW
54
VSS
53
DQ15
52
VSSQ
51
DQ14
50
DQ13
49
VDDQ
48
DQ12
47
DQ11
46
VSSQ
45
DQ10
44
DQ9
43
VDDQ
42
DQ8
41
VSS
40
NC
39
UDQM
38
CLK
37
CKE
36
NC
35
A11
34
A9
33
A8
32
A7
31
A6
30
A5
29
A4
28
VSS

Advertisement

Table of Contents
loading

Table of Contents