Page 1
DTR-5.9 3 7 63 1515 0 Ref. No. 4072 SERVICE MANUAL SERVICE MANUAL May, 2008 AV RECEIVER DTR-5.9 MODEL RC-711M Black model L 13942296513 B MDD 120V AC, 60Hz B MPA 230V AC, 50Hz SAFETY-RELATED COMPONENT WARNING!! COMPONENTS IDENTIFIED BY MARK...
Page 4
DTR-5.9 3 7 6 3 1 5 1 5 0 BLOCK DIAGRAMS-1 AUDIO SECTION Q5501 AUDIO ANALOG R2S15211FP TUNER UNIT SELECTOR / TONE / VOLUME FRONT L FRONT R PHONES MDD type only AUDIO DIGITAL SIRIUS POWER AMPLIFIER RL6600...
DTR-5.9 3 7 6 3 1 5 1 5 0 Refer to following table about the parts displayed by mark " LIST ". SCHEMATIC DIAGRAMS-1 (SD-1) MODEL No. ---> DTR-4.9 DTR-5.9 DTX-5.9 TYPE ---> AUDIO INPUT SECTION MICROPROCESSOR PCB...
DTR-5.9 3 7 6 3 1 5 1 5 0 DSP/HDMI PCB ZONE 2 / IR PCB LIST SIRIUS/DOCK TERMINAL PCB LIST To NAHDM-9473 SCHEMATIC DIAGRAMS-3 (SD-3) To NAETC-9452 To NARF-9463 LIST LIST To NALAN-9465 To TUNER UNIT SD-8 : F1...
DTR-5.9 3 7 6 3 1 5 1 5 0 SCHEMATIC DIAGRAMS-4 (SD-4) VIDEO SECTION P3007A NAVD-9467 Refer to following table about the parts displayed by mark " LIST ". LIST +12V MODEL NO. ---> DTR-4.9 DTR-5.9 DTX-5.9 Q9101...
Page 10
DTR-5.9 3 7 6 3 1 5 1 5 0 SCHEMATIC DIAGRAMS-5 (SD-5) LIST NATRM-9428 NAETC-9449 SPEAKER TERMINAL / POWER SUPPLY SECTION ZONE 2 SPEAKER TERMINAL PC BOARD HEADPHONE JACK <Note> PC BOARD 1. NC = No mount of parts.
Page 11
DTR-5.9 3 7 6 3 1 5 1 5 0 SCHEMATIC DIAGRAMS-6 (SD-6) DISPLAY SECTION NADIS-9444 DISPLAY PC BOARD Q7002 FL TUBE 16BT128GNK REMIN NOTE FLDRST FLDCS THE COMPONENTS IDENTIFIED BY MARK ARE CRITICAL FOR SAFETY FLDCLK REPLACE ONLY WITH PART NUMBER SPECIFIED.
Page 16
DTR-5.9 3 7 6 3 1 5 1 5 0 SCHEMATIC DIAGRAMS-11 <Note> 1. NC = No mount of parts. SIRIUS / DOCK TERMINAL SECTION 2. SD-x : XY is short for Schematic Diagrams-x and each sockets location, X = A to H, Y = 1 to 5.
DTR-5.9 3 7 63 1515 0 SCHEMATIC DIAGRAMS-12 WAVEFORM SECTION-1/3 Digital Audio Waveform Part <Notes> 1. WF01 is short for Waveform-01 . 2. Refer to SD-3 (SCHEMATIC DIAGRAMS-3) for the location of each waveform on circuit. 3. SD-x : XY is short for Schematic Diagrams-x and each socket's location, X=A to H, Y=1 to 5.
Page 18
DTR-5.9 3 7 63 1515 0 SCHEMATIC DIAGRAMS-13 WAVEFORM SECTION-2/3 Video Waveform Part Video source color and pattern <Notes> 1. WF21 is short for Waveform-21 . 2. Refer to SD-4 (SCHEMATIC DIAGRAMS-4) for the location of each waveform on circuit.
Page 19
DTR-5.9 3 7 63 1515 0 SCHEMATIC DIAGRAMS-14 WAVEFORM SECTION-3/3 FL Driver IC Control Waveform Part <Notes> 1. WF61 is short for Waveform-61 . 2. Refer to SD-6 (SCHEMATIC DIAGRAMS-6) for the location of each waveform on circuit. 3. SD-x : XY is short for Schematic Diagrams-x and each socket's location, X=A to H, Y=1 to 5.
Page 40
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-3 Q201 : D788E001BRFP266 (Floating-Point Digital Signal Processor)-3/5 TERMINAL DESCRIPTION External Memory Interface (EMIF) Address and Control Pin Name Pin No. Type Description EM_A[0] EMIF Address Bus EM_A[1]...
Page 41
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-4 Q201 : D788E001BRFP266 (Floating-Point Digital Signal Processor)-4/5 TERMINAL DESCRIPTION McASP0, McASP1, McASP2, and SPI1 Serial Ports Pin Name Pin No. Type Description AHCLKR0/AHCLKR1 McASP0 and McASP1 Receive Master Clock...
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-5 Q201 : D788E001BRFP266 (Floating-Point Digital Signal Processor)-5/5 TERMINAL DESCRIPTION Clocks Pin Name Pin No. Type Description OSCIN 1.2-V Oscillator Input OSCOUT 1.2-V Oscillator Output OSCVDD Oscillator 1.2-V VDD tap point (for filter only)
Page 43
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-6 Q281 : M12L64164A-7TG ( 1M x 16 Bit x 4 Banks Synchronous DRAM ) BLOCK DIAGRAM PIN LAYOUT TOP VIEW Clock Generator DQ15 Bank D VDDQ VSSQ...
Page 47
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-10 Q301 : CS42518 (8-Ch Codec with S/PDIF Receiver)-3/4 TERMINAL DESCRIPTION Name Pin No. Function AD0/CS Address Bit 0 (I2C)/Control Port Chip Select (SPI) (INput) - AD0 is a chip address pin in I2C mode; CS is the chip select signal in SPI mode.
Page 48
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-11 Q301 : CS42518 (8-Ch Codec with S/PDIF Receiver)-4/4 TERMINAL DESCRIPTION Name Pin No. Function CL_SDOUT CODEC Serial Data Output (Output) - Output for two's complement serial audio data the internal and external ADCs.
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-15 Q5501 : R2S15211FP (8 ch Electronic Volume and 11 Input Selector and Tone Control)-1/3 SYSTEM BLOCK DIAGRAM Multi Multi Rch Tone Lch Tone CLOCK DATA MCU I/F Tone Bass &...
Page 53
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-16 Q5501 : R2S15211FP (8 ch Electronic Volume and 11 Input Selector and Tone Control)-2/3 BLOCK DIAGRAM AND PIN CONFIGURATION 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25...
Page 54
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-17 Q5501 : R2S15211FP (8 ch Electronic Volume and 11 Input Selector and Tone Control)-3/3 TERMINAL DESCRIPTION PIN No. Name Function 19,17, FROUT,FLOUT, 14,12, 6-OUT,5-OUT, Output pin of FL/FR/C/SW/SL/SR/SBL/SBR channel...
Page 55
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-18 Q7003 : M66005-0001AHP (FL Tube Driver) BLOCK DIAGRAM Display code RAM SEG00 CG ROM Bank 1 : 8bit x 16 (35bit x 160) Bank 2 : 8bit x 64...
Page 56
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-19 Q8001 : FLI30502 (LCD TV Controller with Worldwide Sandard Sound Processor and HDMI Receiver)-1/12 BLOCK DIAGRAM Audio Processing R+L to Speaker Amp Digital Main Audio SPDIF Audio Input...
Page 57
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-20 Q8001 : FLI30502 (LCD TV Controller with Worldwide Sandard Sound Processor and HDMI Receiver)-2/12 PIN LAYOUT VDDA33_LBADC VREFN LBADC_IN1 GND_AUD1 LBADC_IN2 LS_OUT_SW LBADC_IN3 LS_OUT_R LBADC_IN4 LS_OUT_L LBADC_IN5...
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-21 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-3/12 TERMINAL DESCRIPTION <Note> I/O Legend : A = Analog, I = Input, O = Output, P = Power, G = Ground, D = Digital...
Page 59
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-22 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-4/12 TERMINAL DESCRIPTION Analog input port Pin Name Pin # Description Negative analog input ‘B’ for channels 1 through 4. This acts as the return Path for the Sources connected to channel-B Input.
Page 60
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-23 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-5/12 TERMINAL DESCRIPTION Low bandwidth ADC input port Pin Name Pin # Description VDDA33_LBADC Analog Powet (3.3V) for Low Bandwidth ADC Block.
Page 61
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-24 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-6/12 TERMINAL DESCRIPTION Digital video Input port Pin Name Pin # Description VID2_0/VID_DATA_IN_16 VID2_1/VID_DATA_IN_17...
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-25 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-7/12 TERMINAL DESCRIPTION System interface Pin Name Pin # Description GPIO11/PWM0 This Pin can be programmed to give out Pulse Width Modulated Output Pulses for eternal use.
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-26 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-8/12 TERMINAL DESCRIPTION LVDS Display interface Pin Name Pin # Description PBIAS Panel Bias Control (backlight enable, tri-state output, 5 V tolerant).
Page 64
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-27 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-9/12 TERMINAL DESCRIPTION TTL Display interface Pin Name Pin # Description 8-Bit Panels 6-Bit Panels PBIAS Panel Bias Control (backlight enable, tri-state output, 5 V tolerant).
Page 65
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-28 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-10/12 TERMINAL DESCRIPTION Parallel / Serial ROM interface Pin Name Pin # Description 256K x 8 PROM / SRAM Address. Some of these pins also have boot strap functionality.
Page 66
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-29 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-11/12 TERMINAL DESCRIPTION Digital Power and Ground Pin Name Pin # Description RVDD_3.3 Ring VDD. Connect to digital 3.3 V.
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-30 Q8001 : FLI30502 (LCD TV Controller with Worldwide Standard Sound Processor and HDMI Receiver)-12/12 TERMINAL DESCRIPTION Audio Port Pin Name Pin # Description I2S_SPDIF_IN_DATA I2S/SPDIF Serial Data Input.
Page 68
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-31 Q8002, Q8003 : TC74VCX162244FT (Low-Voltage 16-Bit Bus Buffer with 3.6-V Tolerant Inputs and Outputs) PIN LAYOUT IEC LOGIC SYMBOL TOP VIEW L 13942296513 TRUTH TABLE SYSTEM DIAGRAM...
Page 69
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-32 Q8162 : SiI9185ACTU (Three Input, Single Output Deep Color HDMI Switch)-1/3 BLOCK DIAGRAM R0X0+/- EDID Configuration R0X1+/- I C Switch Logic R0X2+/- R0XC+/- Serializer / TX0+/- Tx Driver...
Page 70
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-33 Q8162 : SiI9185ACTU (Three Input, Single Output Deep Color HDMI Switch)-2/3 TERMINAL DESCRIPTION System switching Pin Name Pin # Description DSDA0, Input / DDC I C Data for respective port.
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-34 Q8162 : SiI9185ACTU (Three Input, Single Output Deep Color HDMI Switch)-3/3 TERMINAL DESCRIPTION Differential Signal Data Pins Pin Name Pin # Description RX0+ 20, 41, 62 Input TMDS input data pairs.
Page 72
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-35 Q8401 : SiI9134CTU (HDMI Deep Color Transmitter)-1/4 BLOCK DIAGRAM E-DDC CSDA DSDA Master DSCL Slave CSCL Registers CI2CA Receiver Sense + Interrupt Logic Configuration Logic Block RESET#...
Page 73
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-36 Q8401 : SiI9134CTU (HDMI Deep Color Transmitter)-2/4 PIN LAYOUT RESET# TMODE IOVCC33 CVCC18 DCLK SiI9134 IOVCC33 100-pin TQFP L 13942296513 (Top View) CVCC18 CVCC18 IOVCC33 MCLK SPDIF...
Page 74
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-37 Q8401 : SiI9134CTU (HDMI Deep Color Transmitter)-3/4 TERMINAL DESCRIPTION Video and Audio Input pins Pin Name Pin # Description D0 - D11 98 - 84 Input These are the lower 12 bits of the 36-bit pixel bus.
Page 75
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-38 Q8401 : SiI9134CTU (HDMI Deep Color Transmitter)-4/4 TERMINAL DESCRIPTION Differential Signal Data Pins Pin Name Pin # Description TX0+ Output TMDS output data pairs. TX0- Output TX1+...
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-41 Q8501 : SiI9135ACTU ( HDMI Receiver)-3/5 TERMINAL DESCRIPTION Digital Video Output Pins Pin Name Pin # Description Output 36-Bit Output Pixel Data Bus. Q35:0 is highly configurable using the Output VDD_CONFIG register.
Page 79
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-42 Q8501 : SiI9135ACTU ( HDMI Receiver)-4/5 TERMINAL DESCRIPTION Digital Audio Output Pins Pin Name Pin # Description XTALIN Input Crystal Clock Input. Also allows LVTTL input. Frequency required: 26-28.5 MHz...
Page 80
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-43 Q8501 : SiI9135ACTU ( HDMI Receiver)-5/5 TERMINAL DESCRIPTION Differential Signal Data Pins Pin Name Pin # Description R0XC+ Input TMDS Input Clock Pair HDMI Port 0 R0XC-...
Page 81
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-44 Q6310 : M61540FP (6ch Electronic Volume with 5 Input Selector)-1/2 BLOCK DIAGRAM MCU I/F DVDD Gain Gain Control Control SLOUT BASL2 SROUT BASL1 Gain Gain Gain Gain...
Page 82
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-45 Q6310 : M61540FP (6ch Electronic Volume with 5 Input Selector)-2/2 TERMINAL DESCRIPTION Pin No. Pin Name Description 1, 8, 25, 32 AGND Analog Ground Input pin of L channel (Multi)
Page 83
DTR-5.9 3 7 63 1515 0 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-46 Q6311 : ICL3221ECVZ (RS-232 Transmitters / Receivers) BLOCK DIAGRAM TOP VIEW FORCEOFF T1OUT FORCEON T1IN INVALID R1IN R1OUT L 13942296513 TERMINAL DESCRIPTION Pin Name Description System power supply input (3.0V to 5.5V).
DTR-5.9 3 7 63 1515 0 SERVICE PROCEDURE-1 1. Replacing the fuses This symbol located near the fuse indicates that the fuse used is show operating type, For continued protection against fire hazard, replace with same type fuse, For fuse rating, refer to the marking adjacent to the symbol.
Page 89
DTR-5.9 3 7 63 1515 0 SERVICE PROCEDURE-2 5. To check version of Main microprocessor, DSP, Video microprocessor and Netwok microprocessor FW 1. Press and hold down Display button, then press On/Standby button when the unit is power on.
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-1 GENERAL To check version of Main Microprocessor, DSP and Video FW 1. Press and hold down Display Display button, then press On/Standby On/Standby button when the unit is power on. The main microprocessor version will be displayed on Front Display for about 3 seconds.
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-2 UPDATE OF MAIN MICROPROCESSOR-2/2 Update Procedure 1. Double click "Update.exe Update.exe" in the unzipped folder "Update_SR606Main1.2.zip” (Folder name depends on the version). The following window will appear. Updater COM Port(C) Log Visible Firmware Read Result 001.
Page 92
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-3 UPDATE OF DSP Preparation for update Update is done by playback of CD-R in a CD player. Tool 1. Blank CD-R : 1pc, PC (Personal computer with CD-R writer) 2. Writing soft : “CD_SR6060_08213A.wav” (File name depends on the version.) <Note>...
Page 93
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-4 UPDATE OF VIDEO-1/6 Preparation for update Hardware tool 1. PC(Personal computer) with RS232 terminal. OS : Windows XP or 2000. 2. RS232 straight through cable. 3. Adaptor jig : 0JHUDSON. 0JHUDSON.
Page 94
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-5 UPDATE OF VIDEO-2/6 Update Procedure 1. Start GProbe by clinking the icon. 2. Turn on the unit and make sure that some information appears in the bottom right corner of the window.
Page 95
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-6 UPDATE OF VIDEO-3/6 Troubleshooting Communication error Check the serial port setting by following 1 and 2 . <Note> Make sure that software applications installed after GProbe do not occupy the specified port.
Page 96
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-7 UPDATE OF VIDEO-4/6 Update Procedure (continue) 3. Click “Commands” in the menu bar and select “Batch Batch” Genesis GProve 5 - GProbe Register Document1 File View Resister Terminal Options Document Window Help...
Page 97
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-8 UPDATE OF VIDEO-5/6 Update Procedure (continue) 5. Make sure that “ Command Successful. Writing FLASH... Command Successful. Writing FLASH...” appears in the bottom right corner of the window. - Er a si ng fl ash ..
Page 98
DTR-5.9 3 7 63 1515 0 FIRMWARE UPDATE-9 UPDATE OF VIDEO-6/6 To install GProbe 1. Unzip “GProbe 5[1].4.0.3.zip” and click the extracted file “GProbe5.4.0.3.exe.” 2. Follow the instructions on the window as below. <Note> Not all the windows are shown in this procedure.
DTR-5.9 3 7 63 1515 0 OPERATION CHECK-1 SPEAKER PROTECT-1 Circuit configuration The unit go into protect mode when either of thermal detection, dc voltage detection or current detection circuit operates. Power amplifier VPRO : DC voltage detection IPRO : Current detection...
Page 100
DTR-5.9 3 7 63 1515 0 OPERATION CHECK-2 SPEAKER PROTECT-2 DC Voltage detection check [When] 1. Exchange power transistors (Q6050 - Q6056, Q6060 - Q6066). 2. Exchange amplifier PC board ass'y (NAAF-9424). [Procedure] Note : No load. No input.
DTR-5.9 3 7 63 1515 0 OPERATION CHECK-3 SPEAKER PROTECT-3 Current detection check [When] 1. Exchange power transistors (Q6050 - Q6056, Q6060 - Q6066). 2. Exchange amplifier PC board ass'y (NAAF-9424). [Procedure] Notes : No input. Do not check two or more channels at the same time.
Page 102
DTR-5.9 3 7 63 1515 0 OPERATION CHECK-4 POWER SUPPLY CONTROL Configuration The power supply voltage of +/-B1 for power amplifier is changed by the relays (RL6901, 6902). Power amplifier Output sensor RL6901 S1H+ +22V S1H- Thermal sensor Q6380...
DTR-5.9 3 7 63 1515 0 DEBUG MODE-1 DSP DEBUG MODE-1 The operations of DSP and DIR etc are able to checked by the information displayed on FL in this debug mode. This information will help to analysing digital audio no sound trouble.
Page 104
DTR-5.9 3 7 63 1515 0 DEBUG MODE-2 DSP DEBUG MODE-2 Content of Display (Continued) DSP Port DSP Decode This figure is displayed in hexadecimal form. o = Decode OK If this is transformed to binary form, each bit indicates x = Decode NG the following DSP port status.
Page 105
http://www.xiaoyu163.com TX-SR606 3 7 63 1515 0 DEBUG MODE-3 DSP DEBUG MODE-3 Trouble Shooting by DSP DEBUG MODE (Continued) Symptom on FL display Cause of trouble Remedy Digit No. on FL Continue to display "1" Interface between DSP and MPU is no good. The same remedy as 10 -b.
Page 106
DTR-5.9 3 7 63 1515 0 DEBUG MODE-4 SERVICE INFORMATION MODE Trouble Shooting by Displaying Service information This service information display system is helpful in analyze the status when the unit goes into Protect mode and is powered off.
Page 107
DTR-5.9 3 7 63 1515 0 DEBUG MODE-5 HDMI DEBUG MODE-1/2 HDMI-related operations can be checked to some extent by displaying HDMI debug mode. To enter this mode Hold down Display Display button for 3 seconds. Information display will last for about 8 seconds.
Page 108
DTR-5.9 3 7 63 1515 0 DEBUG MODE-6 HDMI DEBUG MODE-2/2 FL segment No. ---> Video Input Format Status Description Video signal route : Source Device HDMI Through Video resolution is not Determined Error State ---> Remedy Video signal route : Via Video Signal Processor Error State --->...
Page 109
HDMI VIDEO SETUP TROUBLE This trouble shooting map focuses on the video setup errors regarding HDMI. For reference, read DTR-5.9 Owner’s Manual. Analysis written below is of typical cases. So, more detailed check may need in actual cases. Video trouble...
Page 110
HDMI AUDIO SETUP TROUBLE This trouble shooting map focuses on the audio setups and connections regarding HDMI. For reference, read DTR-5.9 Owner’s Manual. Analysis written below is of typical cases. So, more detailed check may need in actual cases. Audio trouble...
Page 111
DTR-5.9 3 7 6 3 1 5 1 5 0 DEBUG MODE-9 HDMI TROUBLESHOOT-3/3 HDMI HARDWARE TROUBLE Main Device (IC) Circuit No. Function Description <Notes> 1. This trouble shooting map focuses on the HDMI hardware troubles. Q701 Main microprocessor...
DTR-5.9 3 7 63 1515 0 ADJUSTMENT PROCEDURE-1 IDLING CURRENT ADJUSTMENT [When] 1. Exchange Power transistor (Q6050 - Q6056, Q6060 - Q6066). 2. Amplifier PC board (NAAF-9424). [Procedure] Refer to "ADJUSTMENT PROCEDURE-2 " for the adjustment points and the test points.
Page 113
DTR-5.9 3 7 63 1515 0 ADJUSTMENT PROCEDURE-2 IDLING CURRENT ADJUSTMENT Adjustment points and the test points Adjustment point Test point (Trimming resistor) Front side R6046 P6086 Surround Back Right ch P6086 R6044 P6084 Surround Amplifier PC board Right ch...
Page 114
3 7 6 3 1 5 1 5 0 1/98 PAGE DTR-5.9 <Note> Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List. NOTE : THE COMPONENTS IDENTIFIED BY THE MARK ! ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK.
Page 120
U45 or TUNER UNIT FAE485-E11EU 240154 EXPLODED <MPA> DTR-5.9 PC BOARD PARTS LIST L 1 3 9 4 2 2 9 6 5 1 3 AMPLIFIER PC BOARD (NAAF-9424-1G / 1H) PCB1 TRANS. SEC. TERMINAL PC BOARD (NAPS-9425-1G / 1H)