Clock Control On Video Input And Output With Sdtv Encoding - Texas Instruments AM1808 Technical Reference Manual

Architecture
Figure 35-15. Clock Control on Video Input and Output with SDTV Encoding
Video Input Clock
(27 MHz)
Video Input Data [7:0]
Video Reference Clock
(27 MHz)
Video Output Clock
(27 MHz)
Video Output Data [7:0]
1780
Video Port Interface (VPIF)
On Chip
Video Port Interface
CLKIN0
DIN[7:0]
CLKIN2
CLKOUT2
DOUT[7:0]
Copyright © 2013–2016, Texas Instruments Incorporated
Memory
FIFO
Interface
Memory
FIFO
Interface
SPRUH82C – April 2013 – Revised September 2016
Submit Documentation Feedback
www.ti.com
Memory
Memory