Sharp LC-37D90U Service Manual page 55

Pin No. Pin Name
AD3 SDCLK1
J3 SDCLK0
AC4 SDBCLK1
K4 SDBCLK0
V1 SDCKE
AD4 SDCS1_N
K3 SDCS0_N
U2 SDRAS_N
U1 SDCAS_N
V2 SDWE_N
AH2 SDDM7
AD2 SDDM6
Y4 SDDM5
AC3 SDDM4
N4 SDDM3
L4 SDDM2
G4 SDDM1
J4 SDDM0
T2 SDBA1
T1 SDBA0
AJ1 SDDQS7
AD1 SDDQS6
Y3 SDDQS5
AB4 SDDQS4
P4 SDDQS3
L3 SDDQS2
F4 SDDQS1
H3 SDDQS0
A32 SBADD25
B33 SBADD24
B32 SBADD23
B31 SBADD22
C30 SBADD21
C31 SBADD20
C32 SBADD19
C33 SBADD18
D33 SBADD17
D32 SBADD16
D31 SBADD15
D30 SBADD14
E29 SBADD13
E30 SBADD12
E31 SBADD11
E32 SBADD10
E33 SBADD9
F33 SBADD8
F32 SBADD7
F31 SBADD6
F30 SBADD5
F29 SBADD4
G30 SBADD3
G31 SBADD2
G32 SBADD1
I/O
O SDRAM clock1.
O SDRAM clock0.
O SDRAM clock1 for DDR.
O SDRAM clock0 for DDR.
O SDRAM clock enable.
O SDRAM chip select1.
O SDRAM chip select0.
O SDRAM row address strobe.
O SDRAM column address strobe.
O SDRAM write enable.
O SDRAM I/O mask7.
O SDRAM I/O mask6.
O SDRAM I/O mask5.
O SDRAM I/O mask4.
O SDRAM I/O mask3.
O SDRAM I/O mask2.
O SDRAM I/O mask1.
O SDRAM I/O mask0.
O SDRAM bank address select1.
O SDRAM bank address select0.
I/O SDRAM data strobe7 for DDR.
I/O SDRAM data strobe6 for DDR.
I/O SDRAM data strobe5 for DDR.
I/O SDRAM data strobe4 for DDR.
I/O SDRAM data strobe3 for DDR.
I/O SDRAM data strobe2 for DDR.
I/O SDRAM data strobe1 for DDR.
I/O SDRAM data strobe0 for DDR.
I/O Address.
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
5 – 39
Pin Function
LC-37D90U