Sharp LC-37D90U Service Manual page 47

Lcd color television
Hide thumbs Also See for LC-37D90U:
Table of Contents

Advertisement

2.9. RH-iXB723WJQZQ (ASSY: IC3301)
VIDEO_PROCESSER
Pin Function [RH-iXB723WJQZQ (ASSY: IC3301)]
Pin No.
Ball Assignments for CPU Host Interface.
C11, B11, A11, A12, B12,
A_D [7:0]
C12, D12, D13
C9, B9, A9, A10, B10,
ADDR [7:0]
C10, D10, D11
B8
ALE
A8
WR#
D9
RD#
A13
SDA
D14
SCL
Ball Assignments for Analog Support Interface.
AD1
XTALI
AE1
XTALO
AD3
MLF1
AC3
PLF2
K1
RSET1
J4
RSET2
Ball Assignments for Analog Input Interface.
M4
CVBS1
N4
CVBS2
N3
CVBS3
N2
CVBS4
N1
CVBS5
P1
CVBS6
P2
CVBS7
P3
CVBS8
P4
CVBS9
R4
CVBS10
U3
Y_G1
U2
Y_G2
U1
Y_G3
V1
Y_G4
P5
CVBS_N
U4
Y_G_N
W4
AIN_N2
AA2
AIN_N3
K4
CVBS_OUT1
K3
CVBS_OUT2
K2
CVBS_OUT3
T1
C4
T2
C6
T3
C8
T4
C10
AA1
PB_B1
AB1
PB_B2
AB2
PB_B3
AB3
PB_B4
W3
PR_R1
W2
PR_R2
W1
PR_R3
Y1
PR_R4
H4, H3, H2
FS3, FS2, FS1
H1, J1
H1, J1
F1
F1
G1
G1
Ball Assignments for Capture Interface(TV & RGB).
AF2, AF1, AG1, AH1, AJ1,
DP_B [29:20]
AK1, AK2, AJ2, AH2, AG2
Pin Name
I/O
I/O
Multiplexed address and data bus with CPU Host Interface.
I
CPU Address.
I
Address latch enables.
I
CPU Write.
I
CPU Read.
I/O
I2C data.
I
I2C clock.
I
Input for Clock Synthesizer. Supports 14.31818MHz Oscillator or crystal powered by
analog PLL.
I/O
Used in conjunction with XTALI for 14.31818 crystal output powered by analog PLL.
I
Low pass filter node for memory clock PLL powered by analog PLL.
I
Low pass filter node for video clock PLL powered by analog PLL.
---
Reference Voltage for ADC.
---
Reference Voltage for ADC.
I
Composite video input 1.
I
Composite video input 2.
I
Composite video input 3.
I
Composite video input 4 or Y input of S-Video 1.
I
Composite video input 5.
I
Composite video input 6 or Y input of S-Video 2.
I
Composite video input 7.
I
Composite video input 8 or Y input of S-Video 3.
I
Composite video input 9.
I
Composite video input 10 or Y input of S-Video 4.
I
Y input 1 of component or G input 1 of PC RGB.
I/O
Y input 2 of component or G input 2 of PC RGB.
I
Y input 3 of component or G input 3 of PC RGB.
I
Y input 4 of component or G input 4 of PC RGB.
I
Ground return for CVBS input.
I
Ground return for Y signal input.
I
Ground return for Component input Port 1.
I
Ground return for Component input Port 2.
I
CVBS Output 1.
I
CVBS Output 2.
I
CVBS Output 3.
I
C input of S-Video 1.
I
C input of S-Video 2.
I
C input of S-Video 3.
I
C input of S-Video 4.
I
PB input 1 of component or B input 1 of PC RGB.
I
PB input 1 of component or B input 2 of PC RGB.
I
PB input 1 of component or B input 3 of PC RGB.
I
PB input 1 of component or B input 4 of PC RGB.
I
PR input 1 of component or R input 1 of PC RGB.
I
PR input 1 of component or R input 2 of PC RGB.
I
PR input 1 of component or R input 3 of PC RGB.
I
PR input 1 of component or R input 4 of PC RGB.
I
SCART FS input for Port 1, Port 2, Port 3.
I
SCART FB input for Port 1, Port 2.
I
Hsync input (PC RGB input).
I
Vsync input (PC RGB input).
I
Digital input port B [29:20].
Pin Function
5 – 31
LC-37D90U

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents