Table of Contents
Advertisement
CU<
INT-
M1-
ZIORQ-
IORQ-
WAlT-
HP 27130B
TL
T1
T2
\ ' - - - -_ _ _ _ _ _ - - - . J
\ ' - - - -_
_
_ - - - - - - 1
TW
=
WAIT STATE GENERATED BY Z-80B CPU AUTOMATICALLY DURING AN INTERRUPT ACKNOWLEDGE CYCLE
rw.-
WAIT STATE GENERATED BY WAIT STATE CIRCUIT
Figure 3-6. Wait State Circuit Timing Diagram
3-31
Advertisement
Table of Contents
