Schematic Diagram Of Bb Board (5/5) - Sony KL-X9200M Service Manual

Lcd projection data monitor
Hide thumbs Also See for KL-X9200M:
Table of Contents

Advertisement

(9) Schematic Diagram of BB Board (5/5)

1
2
3
4
A
(1/5)
VD IN
D3.3-3
D5V
C4949
4.7
10V
F:CHIP
L4301
L4302
4.7µH
4.7µH
C4390
10
16V
B
:AL-CP
C4391
10
16V
:AL-CP
R4305
10
:CHIP
1
VD
C4308
R4306
1
10
16V
:CHIP
F:CHIP
2
HD
C
NCE
C4309
1
GND
16V
F:CHIP
VCC 5V
VCC 3.3V
IRESERVE
0
IRESERVE
1
IRESERVE
2
D
IRESERVE
3
IRESERVE
4
IRESERVE
5
IRESERVE
6
TDI
IRESERVE
7
IRESERVE
8
IRESERVE
9
R4312
10
:CHIP
IN 1
C4315
E
1
GND
16V
F:CHIP
VCC 5V
VCC 3.3V
NHD
HD IN
(1/5,5/5)
R4315
C4319
10
1
:CHIP
16V
F:CHIP
F
TMS
C4325
1
GND
16V
F:CHIP
VCC 5V
G
VCC 3.3V
MSEL
TCK
C4329
1
16V
IBLK
F:CHIP
H
I
J
A5-2
C4345
C4342
1
100
16V
16V
L4308
F:CHIP
:AL-CP
4.7µH
C4344
C4346
A5-2
1
1
16V
16V
F:CHIP
F:CHIP
C4350
36
35
34
33
32
31
30
29
28
27
26
25
1
L4312
16V
C4357
C4352
4.7µH
F:CHIP
1
1
16V
16V
F:CHIP
F:CHIP
0.5
C4360
37
K
10 GND
DSYNC
100
0.1
16V
38
10 VCC
CLK
:AL-CP
0.1
39
PLL VCC
CLKN
1.8
40
PLL GND
CLK/2
41
VCO VCC
CLK/2N
C4369
1
42
VCO GND
DGND
16V
C4364
IC4308
F:CHIP
1
CXA3106AQ-T6
43
VCOH GND
DVCC
C4368
16V
INPUT PLL
1.3
4.9
100p
R4379
F:CHIP
44
IREF
UNLOCK
CH:CHIP
1.6k
2.6
0.1
:RN-CP
45
RC2
DIVOUT
1.9
3.1
C4374
46
RC1
SEROUT
C4376
0.33
0.0012
16V
L
47
IR GND
CS
CH:CHIP
B:CHIP
48
IR VCC
TLOAD
R4392
C4378
3.3k
1
:RN-CP
16V
F:CHIP
1
2
3
4
5
6
7
8
9 10 11 12
C4380
R4397
1
10
16V
:CHIP
F:CHIP
M
(1/5,5/5)
HD IN
N
– 91 –
• BB BOARD (5/5) WAVEFORMS
1
7.0 Vp-p (V)
5
6
7
8
9
(2/5,3/5,4/5) (2/5,3/5,4/5)
(2/5)(3/5)(4/5)
PCCB
PCCA
HD1 HD2 HD3
C4301
C4302
C4303
1
1
1
16V
16V
16V
F:CHIP
F:CHIP
F:CHIP
RST VP
RST HP
CONF DONE
VCC3.3V
CLKUSR
INIT DONE
IC4301
VCC3.3V
EPF6016QC208-2
INPUT PULSE
GENERATOR
IPD HOLD
CLP PULSE
VCC3.3V
C4334
C4335
1
1
16V
16V
F:CHIP
F:CHIP
C4333
1
16V
F:CHIP
R4327
100
:CHIP
ADCK
(2/5,3/5,4/5)
DTP
AD RESET
(2/5,3/5,4/5)
(2/5,3/5,4/5)
(1/5)
(1/5)
R4342
2.2k
:CHIP
SDA2
(3/5)
(3/5)
SCL2
24
(2/5,3/5,4/5)
RST 33
D3.3-3
23
IC4305
R4355
10
74VHC04SJX
L4310
R4361
R4362
22
R4356
R4357
R4358
R4359
:CHIP
INPUT CLK BUFF
4.7µH
1k
1k
1k
1k
1k
C4361
:CHIP
:CHIP
:CHIP
:CHIP
21
:CHIP
:CHIP
R4460
R4371
4.7
D3.3-3
C4366
0
0
10V
20
A0
VCC
R4360
1 16V F:CHIP
:CHIP
:CHIP
F:CHIP
1.8
1k
19
Q0
A3
DTP7
:CHIP
R4375
1.7
3.3
100k
R4461
18
A1
Q3
DTP6
:CHIP
0 :CHIP
R4381
1.8
0
17
Q1
A4
DTP5
:CHIP
1.7
3.3
C4372
16
A2
Q4
DTP4
0.01
4.9
B:CHIP
15
Q2
A5
DTP3
0
3.3
R4380
R4387
14
GND
Q5
DTP2
100
0
:CHIP
:CHIP
R4390
13
0
R4396
:CHIP
0
:CHIP
DTP1
DTP0
LCK
ICK1
(2/5,3/5)
MMW
WR
ICK2
(4/5)
(2/5,3/5,4/5)
BUS1
2
3
6.0 Vp-p (H)
5.0 Vp-p (8MHz)
10
11
12
13
14
D5V
D3.3-3
R4304
1k
L4300
:CHIP
4.7µH
C4948
4.7
10V
R4303
F:CHIP
1k
:CHIP
L4303
L4304
DATA
4.7µH
4.7µH
DATA
VCC
0.9
DCLK
DCLK
VCC
0
NSTATUS
OE
CASC
CONF DONE
4.9
C4300
CS
GND
0.1
4.9
C4383
25V
C4392
220p
F:CHIP
10
CH:CHIP
16V
IC4300
:AL-CP
EPC1PC8
C4384
C4393
CONFIG ROM
220p
10
CH:CHIP
16V
:AL-CP
D VDP
C4307
1
16V
F:CHIP
D VD
R4307
10
:CHIP
NCE
CONF DONE
C4310
GND
C4311
1
1
16V
VCC 5V
16V
F:CHIP
F:CHIP
VCC5V
VCC 3.3V
GND
R4450
C4313
10
1
:CHIP
16V
IHD
F:CHIP
R4309
DTP7
10
RPDA 7
:CHIP
DTP6
D VDP
RPDA 6
DTP5
R4311
RPDA 5
10 :CHIP
DTP4
D VD
RPDA 4
R4436
DTP3
RDNBSY
RPDA 3
10 :CHIP
DTP2
D VDX
DLY VD
RPDA 2
DTP1
(2/5,3/5,4/5)
RPDA 1
DTP0
RPDA 0
R4453
10 :CHIP
(4/5)
FULL
FIFO FULL
(4/5)
EMPTY
FIFO EMPTY
C4316
R4454
C4317
1
1
R4314
10 :CHIP
16V
16V
1k
F:CHIP
IN 1
F:CHIP
:CHIP
R4313
C4320
IN4
GND
10
1
:CHIP
16V
F:CHIP
VCC 5V
VCC5V
D3.3-3
VCC 3.3V
C4321
R4318
GND
1
10
R4440
L4305
IN 2
16V
:CHIP
0 :CHIP
4.7µH
IN3
F:CHIP
R4316
10
:CHIP
IN1
VDD
GND
OUT
C4323
CLP PULSE
4.7
10V
(1/5)
VX4300
R4323
F:CHIP
50MHZ
10
:CHIP
OSC
XOE
XOE
(2/5,3/5,4/5)
FIFO FLAG
FH IN
R4326
10
RST 50HP
:CHIP
C4326
GND
IAC
IAC
1
C4327
1
16V
(2/5,3/5,4/5)
VCC 5V
16V
F:CHIP
F:CHIP
VCC 3.3V
VCC5V
MSEL
GND
TCK
C4331
RST 50HPX
1
16V
C4330
F:CHIP
1
16V
IHD
R4442
F:CHIP
0
:CHIP
IACM
D5V
C4947
Q4301
L4307
1
4.7µH
(1/5,2/5)
2SC2412K
16V
C4340
R4452 R4332 R4334
R4335 R4336 R4337 R4338
DC SHIFT
F:CHIP0.1
2.2k
2.2k
2.2k
2.2k
2.2k
2.2k
2.2k
R4330
IIC1
D5V
25V
:CHIP
:CHIP
:CHIP
:CHIP
:CHIP
:CHIP
:CHIP
10k
F:CHIP
:CHIP
D5M
C4339
C4341
R4449
10
R4426
0.1
5
4
10k
16V
100
R4341
25V
:CHIP
:AL-CP
:CHIP
100
F:CHIP
SDA1
:CHIP
SDA0
SCL1
(1/5,5/5)
R4339
IC4304
100 :CHIP
VD OUT
SCL0
R4427
PST9143NL
R4340
100 :CHIP
100 :CHIP
RESET
A5-3
D3.3-3
R4344
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
2.2k
1
2
3
:CHIP
R4345
2.2k
L4313
:CHIP
4.7µH
52
32
SDA2
PE6
R4346
100 :CHIP
53
31
SCL2
PE7
C4359
C4356
R4347
100 :CHIP
VX4301
12p
54
RESET 3.3V
RST
30
12p
8MHZ
CH:CHIP
CH:CHIP
R4348
10 :CHIP
3
55
MP
EXTAL
29
(5/5)
D5M
R4364
R4366
1k
1k
1k
56
NC
XTAL
28
:CHIP
:CHIP
57
DVDD
IC4307
INT2
27
LAP PO
R4363
R4365
CXP854P60Q-1
1k
1k
58
DVSS
VSS
26
(5/5)
CPU
:CHIP
:CHIP
SCLK
59
DTP7
SCLK
25
R4373
0 :CHIP
R4374
100 :CHIP
SDATA
C4370
60
DTP6
SDATA
24
100p
R4377
0 :CHIP
R4378
100 :CHIP
IPLL CS
CH:CHIP
61
DTP5
IPLL CS
23
R4385
0 :CHIP
R4386
100 :CHIP
OPLL CS
62
DTP4
PD4
22
R4368
R4389
0 :CHIP
100 :CHIP
63
DTP3
PD5
21
R4393
0 :CHIP
64
DTP2
PD6
20
R4395
0 :CHIP
C4377
0.0012
CH:CHIP
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19
R4411
0 :CHIP
R4412
0 :CHIP
D5M
R4421
0 :CHIP
R4422
0 :CHIP
P ADD0
R4423
0 :CHIP
P ADD1
P ADD2
R4456
R4457
P ADD3
# :CHIP
1k :CHIP
P ADD4
R4428
P ADD5
2.2k
:CHIP
P ADD6
R4429
2.2k
P CLK
:CHIP
– 92 –
15
16
17
18
C4304
C4305
C4306
1
1
1
16V
16V
16V
F:CHIP
F:CHIP
F:CHIP
OAC
ORESERVE 9
ORESERVE 8
ORESERVE 7
ORESERVE 6
CONF DONE
VCC3.3V
VCC5V
GND
OPD HOLD
TLOAD6
CLKUSR
TLOAD
TLOAD7
TLOAD6
RDNBSY
OP HOLD
INIT DONE
IN 4
IC4302
VCC 3.3V
EPF6016QC208-2
OUTPUT PULSE
VCC 5V
GENERATOR
GND
IN 3
HD OUT
VD OUT
BLK
VCC 3.3V
VCC 5V
GND
C4337
C4338
1
1
16V
16V
F:CHIP
F:CHIP
C4336
1
16V
F:CHIP
R4328
100
:CHIP
DACK
(2/5,3/5,4/5)
A5-3
DA RESET
(2/5,3/5,4/5)
C4343
C4348
100
1
16V
L4309
16V
:AL-CP
4.7µH
F:CHIP
C4347
C4349
1
1
16V
16V
F:CHIP
F:CHIP
C4351
36
35
34
33
32
31
30
29
28
27
26
25
1
16V
C4358
C4353
F:CHIP
1
1
16V
16V
F:CHIP
F:CHIP
R4349
C4362
37
24
0
10 GND
DSYNC
100
1.7
:CHIP
16V
38
10 VCC
CLK
23
:AL-CP
R4367
39
PLL VCC
CLKN
22
10 :CHIP
OUTPUT CLK BUFF
1.9
40
PLL GND
CLK/2
21
41
VCO VCC
CLK/2N
20
C4371
C4367
1
1 16V F:CHIP
42
VCO GND
IC4309
DGND
19
16V
C4365
R4463
CXA3106AQ-T6
F:CHIP
1
R4376
0
43
VCOH GND
DVCC
18
16V
OUTPUT PLL
100k
:CHIP
1.3
5.0
R4382
F:CHIP
:CHIP
44
IREF
UNLOCK
17
1.6k
R4462
2.7
0.1
:RN-CP
0
45
RC2
DIVOUT
16
:CHIP
1.9
3.1
C4375
R4383
46
RC1
SEROUT
15
0.33
100
16V
:CHIP
C4373
47
IR GND
CS
14
B:CHIP
0.01
3.3
B:CHIP
R4388
48
IR VCC
TLOAD
13
0
R4394
C4379
:CHIP
3.3k
1
:RN-CP
16V
F:CHIP
1
2
3
4
5
6
7
8
9 10 11 12
C4381
R4409
1
10
16V
:CHIP
F:CHIP
Schematic diagram
Ò BB
board (5/5)
19
20
21
22
A
B
OAC
(2/5,3/5,4/5)
C
C4312
CONF DONE
1
16V
F:CHIP
C4314
1
16V
F:CHIP
R4308
R4310
10
10
:CHIP
:CHIP
D
OP HOLD
(5/5)
C4318
1
E
16V
F:CHIP
HD OUT
(1/5)
L4306
4.7µH
C4322
D5V
1
16V
IC4303
C4324
F:CHIP
4.7
R4317
74VHC04SJX
10V
10
R4319
BUFF
F:CHIP
:CHIP
0
TP4300
:CHIP
A0
VCC
0.3
0
R4444
TP4301
Q0
A3
10
4.4
4.9
:CHIP
A1
Q3
0
3.3
F
R4321
Q1
A4
10
4.9
0
:CHIP
A2
Q4
2.4
3.2
Q2
A5
1.4
0.3
R4324
GND
Q5
10
:CHIP
BLK
(1/5)
R4433
100
VD OUT
:CHIP
R4435
(1/5,5/5)
100
:CHIP
CLP3
(1/5)
C4328
G
1
16V
F:CHIP
C4332
1
R4325
16V
10
F:CHIP
:CHIP
H
I
J
D3.3-3
K
IC4306
74VHC04SJX
L4311
4.7µH
C4363
4.7
10V
F:CHIP
A0
VCC
1.8
R4372
Q0
A3
0
1.7
3.4
:CHIP
A1
Q3
1.8
R4384
Q1
A4
0
1.7
3.3
:CHIP
A2
Q4
Q2
A5
3.4
3.3
GND
Q5
L
R4391
0
:CHIP
M
OCK1
(2/5,3/5)
OCK2
(4/5)
BB
(5/5)
PLL,CPU
PULSE GENERATOR
N
B-SS604.<U/C>-BB.-P5
Schematic diagram
l
BD
board (2/2)
– 93 –

Advertisement

Table of Contents
loading

This manual is also suitable for:

Kl-x9200u

Table of Contents