Cpu Port Allocations - Icom IC-7410 Service Manual

3-4 CPU PORT ALLOCATIONS

• MAIN CPU (MAIN UNIT: IC1201)
Pin Line
No. Name
VBUS connection detect for USB HUB.
3 VBUS
H=USB connection detected.
MIC signal detect.
8 DAVOX
H=Input detect.
9 CTFL CW TX status.
RTTY keying input.
11 RTKI
H="Space" input.
PLL (ADF4630) unlock detect.
12 UNLK
L=Unlock detected.
Squelch level input.
14 VSQM
H=Squelch open.
16 RTDM RTTY decode data from the DSP.
19 MHSK0 Handshake signal from the DSP.
23 FRES Front CPU reset signal.
Optional IF filter (bandwidth=6 kHz)
26 HIFOP1K installation detect.
L=Installed.
Optional IF filter (bandwidth=3 kHz)
27 HIFOP2K installation detect.
L=Installed.
Transverter input (from [ACC2]).
31 TRVI
L=A transverter is connected.
33 UDTXD Data output port for [USB] connector.
Transceiver power ON/OFF control.
35 PWRS
H=Power ON.
USB HUB power control.
36 UPWS
H=USB power ON.
H8_ Dual-port SRAM chip select signal.
37
CS6# L=Selected.
H8_ Expander chip select signal.
38
CS7# L=Selected.
42 PCK PLL serial clock.
43 PDAT PLL serial data.
44 PSL PLL strobe.
45 PST PLL strobe output.
Straight key/electronic keyer input. (A/D)
46 SKYS
L=Key down.
External SEND reray output.
47 EXRL
H=Relay ON
External tuner "START" signal output.
48 ESTA
L=Tuning start.
External tuner "KEY" signal input.
49 EKEY
L=While tuning/tune NG.
51 MCK Common serial clock.
52 MDAT Common serial data.
53 TCON External tuner conection detect.
54 CTXD CI-V (UART) output.
CRXD/ CI-V (UART) input/CI-V bus busy input.
55
CBSY L=Data "1" /Busy.
PCK/
56 DDS clock.
CON0
56 DSPCK DSP clock.
57 DSPR DSP data.
59 UDRXD USB data input.
73– H8_D8–
DSP address bus.
80 H8_D15
82 TND QPSK (L) decode data.
Description I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
Pin Line
No. Name
83 NSQ Noise pulse.
I
Microphone PTT input.
84 PSENI
H=While transmitting.
I
H8_
84 Bus control "Wait" signal.
WAIT#
I
85 TRAS SEND signal.
I
H8_ (Bus control) "L" write signal.
87
LWR# L=While writing.
I
H8_ (Bus control) "H" write signal.
88
HWR# L=While writing.
I
(Bus control) Read signal.
89 H8_RD#
L=While reading.
I
90 H8_AS# (Bus control) Adress strobe.
I
CPU reset.
92 RES
H=Reset.
PTT/ACC SEND signal.
94 SENI
H=While transmitting.
DSP CW/RTTY keying signal.
105 DSKY
L=Key down/space.
115 VOXL VOX level input.
121 DX1 TX/RX DSP data.
I
Internal tuner through signal.
124 THRI
H=Tuner through.
125 BEEP Beep audio.
126 STON Side tone.
Data output (UART) for the communication
133 LTXD
with the front CPU.
Data input (UART) for the communication
134 LRXD
with the front CPU.
135 PWRK [POWER] input. (Pull-up)
137 EDT EEPRROM data.
138 ECK EEPRROM clock.
Internal tuner "KEY" input (UART).
140 IKEY
L=Tuner ON.
142 ISTA Internal tuner "START" signal (UART).
I
• EXPANDER (MAIN UNIT: IC1161)
Pin Line
No. Name
12 FORL Forward wave detect voltage. (A/D)
I
1 REFL Refl ected wave detect voltage. (A/D)
14 ALCL ALC meter voltage input. (A/D)
5 IDL Drive AMP current (ID) detect voltage. (A/D)
4 VDL Drive AMP voltage (VD). (A/D)
I
Temperature sensing voltage from the
O
15 THML
thermal sensor on the PA-A UNIT. (A/D)
I
I
I
3 - 7
Description I/O
I/O
Description I/O
I
I
I
O
O
O
O
O
O
I
O
I
I
I
O
O
O
I
I
O
I
O
I
I
I
I
I
I