V5R4 Additions (July 2007); V5R4 Additions (January/May/August 2006 And January/April 2007) - IBM 170 Servers Manual

Intel power systems operating systems
Hide thumbs Also See for 170 Servers:
Table of Contents

Advertisement

Table C.4.1. IBM BladeCenter models
Blade Model
JS22 (7998-61X)
JS22 (7998-61X)
*Note: 1. These models have a dedicated L2 cache per processor core, and no L3 cache
2. CPW value is for a 3-core dedicated partition and a 1-core VIOS
3.
CPW value is for a 3.7-core partition with shared processors and a 0.3-core VIOS partition
C.5 V5R4 Additions (July 2007)
IBM System i
C.5.1
using the POWER6 processor technology
Table C.5.1. System i models
Server
Model
Feature
i570 (9406-MMA)
4910
i570 (9406-MMA)
4911
i570 (9406-MMA)
4912
i570 (9406-MMA)
4922
i570 (9406-MMA)
4923
i570 (9406-MMA)
4924
*Note: 1. These models have a dedicated L2 cache per processor core, and share the L3 cache
between two processor cores.
2. This is the Edition Feature for the model. This is the feature displayed when you display
the system value QPRCFEAT.
3. Capacity Backup model.
4. Projected values. See Chapter 11 for more information.
5. The range of the number of processor cores per system.
C.6 V5R4 Additions (January/May/August 2006 and January/April 2007)
C.6.1 IBM System i using the POWER5 processor technology
Table C.6.1.1. System i models
Edition
Accelerator
Model
2
Feature
Feature
9406-595
5892
NA
9406-595
5872
NA
9406-595
5891
NA
9406-595
5871
NA
(4)
9406-595
5896
NA
(4)
9406-595
5876
NA
9406-595
5890
NA
IBM i 6.1 Performance Capabilities Reference - January/April/October 2008
©
Copyright IBM Corp. 2008
Server
Edition
Processor
Feature
Feature
Feature
n/a
n/a
52BE
n/a
n/a
52BE
Edition
Processor
Chip Speed
2
Feature
MHz
Feature
5460
7380
4700
5461
7380
4700
5462
7380
4700
(3)
7053
7380
4700
(3)
7058
7380
4700
4700
(3)
7063
7380
L2/L3 cache
Chip Speed
MHz
per CPU
2300
1.9/36MB
2300
1.9/36MB
2300
1.9/36MB
2300
1.9/36MB
2300
1.9/36MB
2300
1.9/36MB
2300
1.9/36MB
Appendix C CPW, CIW and MCU for System i Platform
(1)
Chip Speed
L2/L3 cache
MHz
per chip
4000
2x4MB / 0 MB
4000
2x4MB / 0 MB
(1)
CPU
L2/L3 cache
Range
per chip
2x4MB / 32MB
1 - 4
2x4MB / 32MB
2 - 8
2x4MB / 32MB
4 - 16
2x4MB / 32MB
1 - 4
2x4MB / 32MB
1 - 8
2x4MB / 32MB
2 - 16
CPU
Processor
(1)
Range
CPW
(8)
108000-216000
32 - 64
(8)
108000-216000
32 - 64
16 - 32
61000-108000
16 - 32
61000-108000
4 - 32
16000-108000
4 - 32
16000-108000
8-16
31500-58800
Processor
CPUs
CPW
(2)
3 of 4
11040
(3)
3.7 of 4
13800
(5)
Processor
MCU
CPW
5500-21200
12300-47500
10800-40100
24200-89700
20100-76900
45000-172000
5500-21200
12300-47500
5500-40100
12300-89700
10800-76900
24200-172000
5250 OLTP
CPW
Per Processor
242K
0
242K
Per Processor
131K
0
131K
Per Processor
35800
0
35800
Per Processor
68400
(4)
MCU
(7)
(7)
- 460K
(7)
(7)
- 460K
(7)
(7)
- 242K
(7)
(7)
- 242K
(7)
(7)
- 242K
(7)
(7)
- 242K
(7)
(7)
- 131K
348

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

7xx serversAs/400 risc server

Table of Contents