Table of Contents
Advertisement
EM78P809N
8-Bit Microcontroller
Bit 3 ~ 0 ( /PHE63 ~ /PHE60 ) : bit 3 ~ 0 of Port 6 Pull high enable bit
PLC1 (Pull Low Control Register 1 ( Address : 0Bh )
Bit 7
-
Bit 5 ~ 4 ( /PLE81 ~ /PLE80 ) : bits 1, 0 of Port 8 Pull low enable bit
Bit 3 ~ 0 ( /PLE63 ~ /PLE60 ) : bits 3 ~ 0 of Port 6 Pull low enable bit
PHC2 − Pull High Control Register 2 ( Address: 0Ch )
Bit 7
-
Bit 3 ~ 0 ( /PHE73 ~ /PHE70 ) : bits 3 ~ 0 of Port 7 Pull high enable bit
PLC2 − Pull Low Control 2 ( Address: 0Dh )
Bit 7
-
Bit 3 ~ 0 ( /PLE73 ~ /PLE70 ) : bits 3 ~ 0 of Port 7 Pull low enable bit
/PLE7x = "1" : Disable P7x pull low
R10~R1F and R20~R3F (including Banks 0~3) are General Purpose Register
22 •
/PHE6x = "0" : Enable P6x pull high
/PHE6x = "1" : Disable P6x pull high
Bit 6
Bit 5
Bit 4
-
/PLE81
/PLE80
/PLE8x = "0" : Enable P8x pull low
/PLE8x = "1" : Disable P8x pull low
/PLE6x = "0" : Enable P6x pull low
/PLE6x = "1" : Disable P6x pull low
Bit 6
Bit 5
Bit 4
-
-
/PHE7x = "0" : Enable P7x pull high
/PHE7x = "1" : Disable P7x pull high
Bit 6
Bit 5
Bit 4
-
-
/PLE7x = "0" : Enable P7x pull low
(This specification is subject to change without further notice)
Bit 3
Bit 2
/PLE63
/PLE62
Bit 3
Bit 2
-
/PHE73
/PHE72
Bit 3
Bit 2
-
/PLE73
/PLE72
Product Specification (V1.0) 07.26.2005
Bit 1
Bit 0
/PLE61
/PLE60
Bit 1
Bit 0
/PHE71
/PHE70
Bit 1
Bit 0
/PLE71
/PLE70
Advertisement
Table of Contents
