Table of Contents
Advertisement
4.4 The sta tus register
The status register stores information about which input is provided with a signal, which input is
switched to which output, and if autoswitch modus is enabled or disabled.
The following lists the bits of the Status Register, the
ignificant
it is the most right bit.
S
B
Bit
Auto Switch Out2 true
MSB ... LSB
Bit No.
Refers to
1
Input 1
2
Input 2
3
Output 1
(target value)
4
Output 2
(target value)
5
For future use
6
Output 1
(true value)
7
Output 2
(true value)
8
Auto switch
ost
M
S
Out1 true
Reserved
Out2 target
value
[0]: there is no sync signal at input 1
[1]: there is a sync signal at input 1
[0]: there is no sync signal at input 2
[1]: there is a sync signal at input 2
[0]: Digital input 1 is routed to output 1 (default)
[1]: Digital input 2 is routed to output 1
[0]: Digital input 1 is routed to output 2
[1]: Digital input 2 is routed to output 2 (default)
[0]: (hard coded specified as 0)
[0]: Digital input 1 is routed to output 1
[1]: Digital input 2 is routed to output 1
[0]: Digital input 1 is routed to output 2
[1]: Digital input 2 is routed to output 2
[0]: auto switch disabled
[1]: auto switch enabled (default)
ignificant
it is the most left bit, the
B
Out1 target
Prsnt2
east
L
Prsnt1
Advertisement
Table of Contents
