AOpen AX4SG Online Manual page 6

A X 4 S G / A X 4 S G - N / A X 4 S G - L O n l i n e M a n u a l
A X 4 S G / A X 4 S G - N / A X 4 S G - L O n l i n e M a n u a l
DDR (Double Data Rate) RAM .................................................................................................................................... 112
ECC (Error Checking and Correction) ......................................................................................................................... 112
EEPROM (Electronic Erasable Programmable ROM).................................................................................................. 112
EPROM (Erasable Programmable ROM)..................................................................................................................... 112
EV6 Bus ...................................................................................................................................................................... 113
FCC DoC (Declaration of Conformity) ......................................................................................................................... 113
FC-PGA (Flip Chip-Pin Grid Array) .............................................................................................................................. 113
FC-PGA2 (Flip Chip-Pin Grid Array) ............................................................................................................................ 113
Flash ROM .................................................................................................................................................................. 113
Hyper Threading ......................................................................................................................................................... 114
IEEE 1394 ................................................................................................................................................................... 114
Parity Bit ..................................................................................................................................................................... 114
PCI (Peripheral Component Interface) Bus ................................................................................................................. 115
PDF Format................................................................................................................................................................. 115
PnP (Plug and Play) .................................................................................................................................................... 115
POST (Power-On Self Test) ........................................................................................................................................ 115
PSB (Processor System Bus) Clock ............................................................................................................................ 115
RDRAM (Rambus Dynamic Random Access Memory) ................................................................................................ 116
RIMM (Rambus Inline Memory Module) ...................................................................................................................... 116
6