Main Block (1 Of 2) Diagram - Panasonic TH-103VX200W Service Manual

High definition plasma display
Hide thumbs Also See for TH-103VX200W:
Table of Contents

Advertisement

TH-103VX200W

11.2. Main Block (1 of 2) Diagram

DS
SLOT INTERFACE
SLOT1
L,R-1
LVDS
LVDS IN
DS2
SLOT SOS
SLOT+3.3V
DS SOS DET
SLOT+5V
CIRCUIT
SLOT+9V
SUB+5V
(LED:10TIMES)
(LED:10TIMES)
SLOT+3.3V
SLOT+3.3V
RS232C/LED TRANSMIT
HX
/LINE OUT TERMINAL
RS232C
LED TRANSMIT
HX1
LINE OUT
10BASE-T/
100BASE-TX
V2
KEY SWITCH
KEY SWITCH
V22
V1
LED_G,R
STB+3.3V
LED
V11
LED_G/LED_R
V3
REMOTE RECEIVER
STB+3.3V
REMOTE
V33
RECEIVER
P7
from
P(MAIN_1)P6
A
DIGITAL SIGNAL PROCESSOR
COMPONENT
L/R
VIDEO SIGNAL
SELECT
DS_SOS
DS1
A1
Y,PB,PR-1
Y,PB,PR-PC
A+5V
SYNC SIGNAL
SELECT
HD,VD-1
HD,VD-2
DS
44
A44
F+15V_MON
F+15V
L,R-COMP
R,B,G
Y,PB,PR-PC
L,R-DS
L,R
L,R-PC
L,R-PC
PC
HD,VD
HD,VD-PC
A14
LAN DATA
LAN
CONTROL
A22
A33
EEPROM
GenX8
F+15V SOS
(LED:2TIMES)
(LED:2TIMES)
LED_GB/R
STB_ON
STB_ON
ALL_OFF
A7
ALL_OFF
STB+5V
DCDC
STB+3.3V
+3.3V
F+15V
A6
DCDC
+3.3V
SUB+3.3V
DCDC
A+5V
A+5V
DCDC
A+9V
A+9V
DCDC
A+1.8V
A+1.8V
DCDC
A+1.2V
A+1.2V
HDMI 1-4
HDMI SW
FPGA1
HDMI
DECODER
Y,PB,PR
VIDE
PROCESSOR
HDMI
AUDIO
AUDIO
HD/VD
PROCESSOR
SYNC
PROCESSOR
R,G,B
ASIC OUTB
HD,VD
OR
ASIC OUTA
LVDS RX
TTL CONV.
ASIC
L/R
AUDIO
SELECT
IP CONV.
RXD/TXD_PC
LVDS
VIDEO
DS BOARD SOS
PROCESSOR
(LED:10TIMES)
(LED:10TIMES)
RXD/TXD_LAN
KEYSCAN
DN BOARD SOS
(LED:14TIMES)
(LED:14TIMES)
LED_G
LED_R
REMOTE IN
FAN_CONT
FAN SOS
(LED:11TIMES)
(LED:11TIMES)
A16
DN16
DN BOARD
SOS
(LED:14TIMES)
(LED:14TIMES)
LVDS-TX
EEPROM
FRCS+1.05V
DCDC
+1.05V
LED+10V
DCDC
A8
DN8
FRCS
+10V
3.3V
DCDC
+3.3V
F+15V
DDR2
MIHO+1.2V
DCDC
+1.2V
FPGA2+1.2V
DCDC
+1.2V
PB
FAN CONTROL
PB30
FAN SOS DET
A9
CIRCUIT
(LED:11TIMES)
(LED:11TIMES)
PB53
PB71
FAN VOLTAGE
FAN A-H
from
PB31
CONTROL
P(MAIN_2)P6
+15V(FAN)
60
SDRAM
SCX1
MICOM
(SLAVE)
IP CONV.
3D FORMAT
LVDS
VIDEO
PROCESSOR
SDRAM
SCX1
MICOM
(MASTER)
RESET
RESET
IIC
EEPROM
A+15V SOS
(LED:2TIMES)
(LED:2TIMES)
A+15V
A+5V SOS
A+5V
(LED:13TIMES)
(LED:13TIMES)
ALARM
PANEL SOS
PANEL_STBY_ON
PANEL_STBY_ON
READY
PANEL_STATUS
A10
DN
3D DIGITAL SIGNAL PROCESSOR
DN10
FLASHROM
FPGA2
to
D4
LVDS DATA
LEFT
DN4
to
D5
LVDS DATA
RIGHT
DN5
MIHO2
MIHO_OUT
IR_L
LED_DRIVE
V1
CONTROL
MIHO_IN
DN1
V1
V
A3
D3
3D EYEWEAR
TRANSMITTER
3D EYEWEAR
TRANSMITTER
3D EYEWEAR
TRANSMITTER

Advertisement

Table of Contents
loading

Table of Contents