Advertisement
CLD-S360, CLD-S260
M@ PDO146A (C500)
Digital Video Processor
@ Pin Function
1
Power pin for reference system
Connected to +5V.
2 | XSGCSY _ | Reference composite synchronization output
Reference composite synchronization is output at negative logic.
rea — Poe can be controlled by serial command.
MMEMSYS:1)
Field monitor output for write system
Outputs ""H" when in odd field.
allt MEMSYS:0
| Character input pin for write system
Inputs "L" during character insertion.
XTBCH
MEMSYS:1
| TBC H synchronization output
Outputs time base-corrected H synchronization at negative logic.
MEMSYS:0
| SSG phase detection signal output
Outputs "H" when phase difference of H, V synchronization between Playback system
(after TBC) and SSG system is small enough.
aise
MEMSYS:1
| TBC V synchronization output
Outputs time base-corrected V synchronization at negative logic.
Be
MEMSYS:0
| Clock output for character generation
Outputs 2Fsc.
Field change input
Switches field of SSG when "H".
Inputs "L" when character frame is inserted.
Reference CLK is reversed and output.
18 |RCK
| Reference CLK output
19 |DO7 —_| Data output 7 | Outputs TBC (time base-corrected) video signal to support memory. Serial interface
110 | DO6 —_—_| Data output 6 | performs this setting. D07 is MSB, DOO is LSB.
[12 | DOs | Data
ourpuré
[5 | DOr | Dava output |
116 | DOO | Data output 0 |
17 | DCOREF
| D/Aconverter reference for DCO
Normally connected to DAGND via 0.1 UF of laminated ceramic capacitor.
INSSY
Synchronization output for insertion
Synchronization insert pin.
OPEN DRAIN output.
D/A converter reference for video
Normally connected to DAGND via 0.1 UF of laminated ceramic capacitor.
20 | VOUT
TBC (time base-corrected) video output pin
Synchronization must be inserted by pin 18 (INSSY).
Note)
Pin functions of pins 3 - 6 differ depending on the mode (MEMSYS) of interface.
XCHB
MEMSYS:0
60
Advertisement
