Table of Contents
Advertisement
Name
CDCONT
ra
Ae
OE
SO
Ee
an
To
50
aa
:
Function
CD mechanism ACC system 5V power supply control output, H: ON.
CD SLEEP
ST
CD mechanism lower power consumption mode selection, L: SLEEP.
ST detection input.
N.C.
LCD CLK
Serial clock input to PCF8576.
LCD DATA
SRAM OE
Serial data input/output with PCF8576.
SRAM control output, L: ENABLE.
SRAM WE
SRAM control output, L: ENABLE.
A8&
SRAM address data output.
AQ
SRAM address data output.
Ai0
SRAM address data output.
SRAM CE
SRAM control signal output, L: ENABLE.
PLL DATA
P35
|
PLL CLK
P36/BUZ
ie)
PLL serial data input/output.
—
PLL serial clock output.
BEEP tone output terminal.
P37
P120
BEEP
PLL DS
STB
Oo
ie)
PLL communication timing signal output, L: STROVE.
IC control output for power supply.
MODE1
MODE2
P124
P125
P126
P127
RESET
POO/INTPO
POT/INTP1
PO2/INTP2
POS/INTP3
PO4/INTP4
POS/INTPS
POG/INTP6
VDD CONT
VR DI
VR CLK
VR CE
RESET
REMOCON
STBY
RDSSTART
CD SRQ
CD INSW
CD RESET
oO
oO
oO
oO
|
ie)
oO
oO
|
I
|
I
|
ie}
ie}
!C control output for power supply.
IC control output for power supply.
Control! output for +B(5V), H: ON.
TEL MUTE
TELEPHONE MUTE input terminal, H:TEL MUTE IN.
CXA1767Q serial data output.
CXA1767Q serial clock output.
CXA1767Q communication control signal output.
RESET input.
|
REMOCON data input.
.
ACC/PANEL detection input, L: ACC OFF/PANEL OFF.
1C7074 communication timing
signal input, L: STROVE.
CD mechanism communication request signal, L: REQUEST.
Disc detection input, H: DISC exists.
CD mechanism communication timing signal input, L: ENABLE.
CD mechanism reset output, L: RESET.
Vop
Vop
X2
x4
GND
XT2
XxT1
AVop
AVpp
AVrefO
_{
AvrefO
P10
VSM
VSM input (A/D).
P11
KEYS
KEY input (A/D).
Pi2
KEY2
KEY input (A/D).
P13
KEY1
KEY input (A/D).
P14
AREA
Forwarding country selection input (A/D).
51
Advertisement
Table of Contents
