Mipi Dsi 2 - Geniatech RS-G2L100&RS-V2L100 Hardware User's Manual

96 boards ce2.0 standard development board
Table of Contents

Advertisement

3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59

6.1 MIPI DSI 2

Room 02-04, 10/F, Block A, Building 8, Shenzhen International Innovation Valley, Dashi Road,
Nanshan District, Shenzhen, Guangdong, China
HS1_SD1_DATA1
4
HS1_SD1_DATA2
6
HS1_SD1_DATA3
8
HS1_SD1_CLK
10
HS1_SD1_CMD
12
GND
14
P39_0_HS1_CLK0
16
P39_1_HS1_CLK1
18
GND
20
MIPI_DSI2_CLKP
22
MIPI_DSI2_CLKN
24
GND
26
MIPI_DSI2_D0P
28
MIPI_DSI2_D0N
30
GND
32
MIPI_DSI2_D1P
34
MIPI_DSI2_D1N
36
GND
38
MIPI_DSI2_D2P
40
MIPI_DSI2_D2N
42
GND
44
MIPI_DSI2_D3P
46
MIPI_DSI2_D3N
48
GND
50
USB3_HUB_DP
52
USB3_HUB_DN
54
GND
56
-
58
-
60
MIPI_CSI0_CLKN
GND
MIPI_CSI0_D0P
MIPI_CSI0_D0N
GND
MIPI_CSI0_D1P
MIPI_CSI0_D1N
GND
MIPI_CSI0_D2P
MIPI_CSI0_D2N
GND
MIPI_CSI0_D3P
MIPI_CSI0_D3N
GND
HS1_I2C2_SCL
HS1_I2C2_SDA
HS1_I2C3_SCL
HS1_I2C3_SDA
GND
-
-
GND
-
-
GND
-
-
GND
-
10

Advertisement

Table of Contents
loading

Table of Contents