Table of Contents
Advertisement
Chipset Confi guration
Warning! Please set the correct settings for the items below. A wrong confi guration
setting may cause the system to become malfunction.
North Bridge
This feature allows the user to confi gure the settings for the Intel North Bridge.
IIO Confi guration
EV DFX (Device Function On-Hide) Feature
When this feature is set to Enable, the EV_DFX Lock Bits that are located on
a processor will always remain clear during electric tuning. The options are
Disable and Enable.
IIO1 Confi guration/IIO2 Confi guration
EV DFX (Device Function On-Hide) Feature
When this feature is set to Enable, the EV_DFX Lock Bits that are located on
a processor will always remain clear during electric tuning. The options are
Disable and Enable.
IIO1 Confi guration
CPU1 SLOT1 PCI-E 3.0 x16 Link Speed
Use this item to confi gure the link speed of a PCI-E device installed on the PCI-E
slot specifi ed by the user. The options are Gen 1 (2.5 GT/s), Gen 2 (5 GT/s),
and Gen 3 (8 GT/s).
IIO2 Confi guration
CPU2 SLOT2 PCI-E 3.0 x16 Link Speed
Use this item to confi gure the link speed of a PCI-E device installed on the PCI-E
slot specifi ed by the user. The options are Gen 1 (2.5 GT/s), Gen 2 (5 GT/s),
and Gen 3 (8 GT/s).
7-11
Chapter 7: BIOS
Advertisement
Table of Contents
