Advertisement

Quick Links

The DAC3XJ8XEVM is an evaluation module (EVM) designed to evaluate the DAC3XJ8X family of high-
speed, JESD204B interface DACs (DAC37J82, DAC37J84, DAC38J82, DAC38J84, DAC39J82,
DAC39J84). The EVM includes an onboard clocking solution (LMK04828), transformer coupled outputs,
full power solution, and easy-to-use software GUI and USB interface.
The DAC3XJ8XEVM is designed to work seamlessly with the TSW14J56EVM, Texas Instruments'
JESD204B pattern generator card, through the High Speed Data Converter Pro (HSDCPro) software tool
for high-speed data converter evaluation. The DAC3XJ8XEVM was also designed to work with many of
the development kits from leading FPGA vendors that contain an FMC connector.
1
2
3
3.1
3.2
4
4.1
4.2
4.3
5
5.1
5.2
..................................................................................................................
6
References
1
2
3
4
5
....................................................................................................................
6
7
8
9
1
2
DAC3XJ8X Controls Page Descriptions
3
LMK04828 Controls Page Descriptions
SLAU547A - January 2014 - Revised November 2014
Submit Documentation Feedback
.......................................................................................................
.............................................................................................
.............................................................................................................
.............................................................................................
.................................................................................................
.............................................................................................................
.................................................................................................
...................................................................................................
...............................................................................
........................................................................................................
..............................................................................
...............................................................................
List of Figures
...............................................................................
.............................................................................................................
...................................................................................................
....................................................................................................
.........................................................................................................
..............................................................................................
List of Tables
..................................................................................
...................................................................................
Copyright © 2014, Texas Instruments Incorporated
SLAU547A - January 2014 - Revised November 2014
Contents
.......................................
.......................................
................................................................
User's Guide
DAC3XJ8XEVM
DAC3XJ8XEVM
2
3
3
3
4
8
8
8
9
14
14
15
15
2
4
5
6
7
8
11
12
13
3
5
6
1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the DAC3XJ8XEVM and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments DAC3XJ8XEVM

  • Page 1: Table Of Contents

    SLAU547A – January 2014 – Revised November 2014 DAC3XJ8XEVM The DAC3XJ8XEVM is an evaluation module (EVM) designed to evaluate the DAC3XJ8X family of high- speed, JESD204B interface DACs (DAC37J82, DAC37J84, DAC38J82, DAC38J84, DAC39J82, DAC39J84). The EVM includes an onboard clocking solution (LMK04828), transformer coupled outputs, full power solution, and easy-to-use software GUI and USB interface.
  • Page 2: Functional Description

    LMK04828, but the clocks are generated on board using the LMK04828 PLL and onboard 122.88 MHz VCXO. Figure 1 shows a simplified block diagram of the DAC3XJ8XEVM. See the schematics and bill of materials (BOM) located in the DAC3XJ8X Design Package (SLAC646) for detailed information. Table 1 contains descriptions of many of the connectors and jumpers available on the DAC3XJ8XEVM.
  • Page 3: Schematics, Layout, And Bom

    NOTE: DAC3XJ8X GUI v1.1 or newer is required for DAC39J82 and DAC39J84 evaluation. 4. Start the GUI by going to Start Menu → All Programs → Texas Instruments DACs → DAC3XJ8X GUI. 5. Connect the EVM board to the computer with the supplied USB cable. A prompt to install the USB drivers is shown after the initial connection.
  • Page 4: Software Operation

    3.2.1 Quick Start Page The Quick Start page should be the starting point for all DAC3XJ8XEVM evaluation. Simply follow the steps to set the clocking mode, data rate, number of SerDes lanes, and interpolation. Before moving forward, the FPGA (TSW14J56 or FPGA development kit) should be programmed and waiting to establish the JESD204B link.
  • Page 5: Dac3Xj8X Controls Tab

    Read clears the current DAC errors and checks for new errors. Once the errors have been cleared, the Read Errors button can be used to check for new errors during operation. SLAU547A – January 2014 – Revised November 2014 DAC3XJ8XEVM Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 6: Lmk04828 Controls Tab

    The clock outputs can be configured using this page. Each clock group is labeled with the appropriate signal names for clarity. For use with the TSW14J56, only CLKout0 and 1 and CLKout 2 and 3 are required. DAC3XJ8XEVM SLAU547A – January 2014 – Revised November 2014 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 7: Low Level View Tab

    Controls tab. This page also provides the option of saving a register configuration or loading a previously saved configuration. Figure 5 shows a screenshot of the Low Level View tab. Figure 5. Low Level View Tab SLAU547A – January 2014 – Revised November 2014 DAC3XJ8XEVM Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 8: Basic Test Setup

    See the HSDCPro user's guide (SLWU087) for software installation and use information. See the TSW14J56 user's guide (SLWU086) for detailed hardware information. DAC3XJ8XEVM SLAU547A – January 2014 – Revised November 2014 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 9: Dac3Xj8X Quick-Start Procedure

    Basic Test Setup www.ti.com DAC3XJ8X Quick-Start Procedure The following sections provide quick-start procedures for the TSW14J56, DAC3XJ8XEVM, HSDCPro, and the DAC3XJ8X GUI: 4.3.1 TSW14J56 1. Connect TSW14J56 and DAC3XJ8XEVM via the FMC connector. 2. Connect a 5-V power supply to connector J11 (+5V IN).
  • Page 10 4.3.4 DAC3XJ8X GUI 1. Open the DAC3XJ8X GUI by going to Start Menu → All Programs → Texas Instruments DACs → DAC3XJ8X GUI. 2. Verify that the green USB Status indicator is lit. If it is not, click the Reconnect USB button and check the USB Status indicator again.
  • Page 11: Dac3Xj8X Gui Configuration For Dac37J82, Dac38J82, And Dac39J82

    CLK_IN connector. Figure 7. DAC3XJ8X GUI Configuration for DAC37J82, DAC38J82, and DAC39J82 SLAU547A – January 2014 – Revised November 2014 DAC3XJ8XEVM Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 12: Dac3Xj8X Gui Configuration For Dac37J84, Dac38J84, And Dac39J84

    7. Click the 2. Reset DAC JESD Core button to reset the DAC3XJ8X JESD204B core. 8. Click the 3. Trigger LMK04828 SYSREF button to trigger the SYSREF signal DAC3XJ8XEVM SLAU547A – January 2014 – Revised November 2014 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 13: Spectrum Analyzer Example

    9. You should now see a WCDMA signal centered at 30 MHz on the spectrum analyzer, as shown in Figure Figure 9. Spectrum Analyzer Example SLAU547A – January 2014 – Revised November 2014 DAC3XJ8XEVM Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 14: Clock Configuration

    Clock Configuration www.ti.com Clock Configuration This section includes DAC3XJ8XEVM clocking options, and LMK04828 configuration options. DAC3XJ8XEVM Clocking Options The DAC3XJ8XEVM allows three clocking options for the DAC3XJ8X: 1. Clocks Generated or Distributed by LMK04828 The DAC clocks and FMC clocks come from the onboard LMK04828 clock chip. This is the default option.
  • Page 15: Lmk04828 Configuration Options

    Added DAC39J84 to GUI configuration caption. NOTE: Page numbers for previous revisions may differ from page numbers in the current version. SLAU547A – January 2014 – Revised November 2014 Revision History Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated...
  • Page 16 STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or documentation (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms and conditions set forth herein. Acceptance of the EVM is expressly subject to the following terms and conditions.
  • Page 17 FCC Interference Statement for Class B EVM devices NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation.
  • Page 18 【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 本開発キットは技術基準適合証明を受けておりません。 本製品のご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。 2. 実験局の免許を取得後ご使用いただく。 3. 技術基準適合証明を取得後ご使用いただく。 なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・インスツルメンツ株式会社 東京都新宿区西新宿6丁目24番1号 西新宿三井ビル 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧くださ い。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page SPACER EVM Use Restrictions and Warnings: 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
  • Page 19 Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated...
  • Page 20 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.
  • Page 21 Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях! Наши преимущества:  Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;  Поставка более 17-ти миллионов наименований электронных компонентов; ...

Table of Contents