Set-Up Conditions - Analog Devices EVAL-AD7723CB Quick Start Manual

Evaluation board for 16-bit, 1.2 msps cmos, sigma-delta adc
Table of Contents

Advertisement

EVAL-AD7723CB

SET-UP CONDITIONS

Care should be taken before applying power and signals to the evaluation board to ensure that all link positions are as per
the required operating mode. Table I shows the position in which all the links are set when the evaluation board is
packaged.
Link No.
Position
J1 J2
I N
J 3
B
J 4
B
J5 J6
O U T
J7 J8 J9 J10
J7-B, J8-OUT, Board is set to use the external reference, AD780.
J9-IN, J10- IN
J11
O U T
J12 J13
A B
J14 J15
J14-OUT,
J15-IN
J16 J17
J16-IN,
J17-OUT
J18-J23
O U T
J24
I N
J25-J28
O U T
J29
A
J30
B
J31
B
J32
B
J33
I N
J34
B
J35
I N
J36 J37
O U T
Table I. Initial Link and Switch Positions
Function.
Set for AIN signal biased around 0V.
Selects the on-board CMOS 20MHz clock oscillator as the clock source for the
evaluation board.
The AV
power plane is supplied from the Eval-Control Board.
DD
+7.5V/-2.5V to be supplied at P2 for AD8047 op-amps supply.
AD780 set to supply +2.5V reference.
Parallel mode (lowpass decimate by 32) operation selected.
In Parallel mode operation, data is latched on the falling edge of
Set for parallel mode operation.
Set for parallel mode operation.
Resistor R1 is bypassed.
Set for parallel mode operation.
Board is set to use the on-board 20MHz CMOS clock oscillator (AD7723's on-chip
crystal oscillator amplifier is disabled).
Normal operation mode (HALF_PWR = 0).
Always set to position "B".
Bipolar analog input range selected.
A
and D
planes connected at P1.
GND
GND
AD7723's
active in parallel mode.
Digital power is supplied from the Eval-Control Board.
Must be out when using AD8047 op-amps.
– 4 –
.
REV. B

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the EVAL-AD7723CB and is the answer not in the manual?

Table of Contents